OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_27/] [rtl/] [verilog/] [eth_defines.v] - Rev 338

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 5470d 21h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
335 New directory structure. root 5528d 02h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
324 This commit was manufactured by cvs2svn to create tag 'rel_27'. 7302d 01h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
304 WISHBONE slave changed and tested from only 32-bit accesss to byte access. tadejm 7471d 17h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
302 mbist signals updated according to newest convention markom 7498d 04h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
297 Artisan ram instance added. simons 7561d 19h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.		 mohor 7624d 00h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 7829d 18h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 7833d 21h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
238 Defines fixed to use generic RAM by default. mohor 7847d 18h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
232 fpga define added. mohor 7855d 17h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.		 mohor 7869d 19h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
211 Bist added. mohor 7869d 19h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
203 Virtual Silicon RAM might be used in the ASIC implementation of the ethernet
core.		 mohor 7886d 17h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
145 Defines for control registers added (ETH_TXCTRL and ETH_RXCTRL). mohor 7905d 17h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
137 Defines for register width added. mii_rst signal in MIIMODER register
changed.		 mohor 7924d 14h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
134 Register TX_BD_NUM is changed so it contains value of the Tx buffer descriptors. No
need to multiply or devide any more.		 mohor 7926d 16h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 7948d 20h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8030d 02h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.		 mohor 8039d 03h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.		 mohor 8074d 23h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
73 Number of interrupts changed mohor 8095d 20h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
68 Registered trimmed. Unused registers removed. mohor 8105d 22h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8105d 23h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
55 Changed that were lost with last update put back to the file. mohor 8107d 01h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
52 Modified for Address Checking,
addition of eth_addrcheck.v		 billditt 8107d 16h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
46 HASH0 and HASH1 registers added. mohor 8109d 19h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
42 Rx status is written back to the BD. mohor 8113d 19h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.		 mohor 8116d 19h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v
37 Link in the header changed. mohor 8130d 01h /ethmac/tags/rel_27/rtl/verilog/eth_defines.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.