OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_3/] [rtl/] - Rev 101

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
101 Short frame and ReceivedLengthOK were not detected correctly. mohor 8047d 14h /ethmac/tags/rel_3/rtl/
100 Generic ram or Xilinx ram can be used in fifo (selectable by setting
ETH_FIFO_XILINX in eth_defines.v).
mohor 8047d 14h /ethmac/tags/rel_3/rtl/
97 Small typo fixed. lampret 8071d 11h /ethmac/tags/rel_3/rtl/
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.
mohor 8075d 11h /ethmac/tags/rel_3/rtl/
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.
mohor 8075d 14h /ethmac/tags/rel_3/rtl/
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.
mohor 8075d 14h /ethmac/tags/rel_3/rtl/
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8080d 12h /ethmac/tags/rel_3/rtl/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 8081d 15h /ethmac/tags/rel_3/rtl/
91 Comments in Slovene language removed. mohor 8081d 15h /ethmac/tags/rel_3/rtl/
90 casex changed with case, fifo reset changed. mohor 8081d 15h /ethmac/tags/rel_3/rtl/
88 rx_fifo was not always cleared ok. Fixed. mohor 8091d 12h /ethmac/tags/rel_3/rtl/
87 Status was not latched correctly sometimes. Fixed. mohor 8091d 14h /ethmac/tags/rel_3/rtl/
86 Big Endian problem when sending frames fixed. mohor 8092d 21h /ethmac/tags/rel_3/rtl/
85 Log info was missing. mohor 8098d 07h /ethmac/tags/rel_3/rtl/
84 LinkFail signal was not latching appropriate bit. mohor 8098d 07h /ethmac/tags/rel_3/rtl/
83 MAC address recognition was not correct (bytes swaped). mohor 8098d 07h /ethmac/tags/rel_3/rtl/
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.
mohor 8098d 08h /ethmac/tags/rel_3/rtl/
80 Small fixes for external/internal DMA missmatches. mohor 8102d 11h /ethmac/tags/rel_3/rtl/
79 RetryCntLatched was unused and removed from design mohor 8102d 11h /ethmac/tags/rel_3/rtl/
78 WB_SEL_I was unused and removed from design mohor 8102d 11h /ethmac/tags/rel_3/rtl/
77 Interrupts changed mohor 8102d 11h /ethmac/tags/rel_3/rtl/
76 Interrupts changed in the top file mohor 8102d 11h /ethmac/tags/rel_3/rtl/
75 r_Bro is used for accepting/denying frames mohor 8102d 11h /ethmac/tags/rel_3/rtl/
74 Reset values are passed to registers through parameters mohor 8102d 11h /ethmac/tags/rel_3/rtl/
73 Number of interrupts changed mohor 8102d 12h /ethmac/tags/rel_3/rtl/
72 Retry is not activated when a Tx Underrun occured mohor 8106d 15h /ethmac/tags/rel_3/rtl/
70 Small fixes. mohor 8110d 17h /ethmac/tags/rel_3/rtl/
69 Define missmatch fixed. mohor 8111d 14h /ethmac/tags/rel_3/rtl/
68 Registered trimmed. Unused registers removed. mohor 8112d 14h /ethmac/tags/rel_3/rtl/
67 EXTERNAL_DMA used instead of WISHBONE_DMA. mohor 8112d 15h /ethmac/tags/rel_3/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.