URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_3/] [rtl/] [verilog/] - Rev 132

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
132	LinkFailRegister is reflecting the status of the PHY's link fail status bit.	mohor	7948d 18h	/ethmac/tags/rel_3/rtl/verilog/
131	LinkFail signal was not latching appropriate bit.	mohor	7948d 18h	/ethmac/tags/rel_3/rtl/verilog/
129	Traffic cop with 2 wishbone master interfaces and 2 wishbona slave interfaces: - Host connects to the master interface - Ethernet master (DMA) connects to the second master interface - Memory interface connects to the slave interface - Ethernet slave interface (access to registers and BDs) connects to second slave interface	mohor	7948d 19h	/ethmac/tags/rel_3/rtl/verilog/
127	WriteRxDataToMemory signal changed so end of frame (when last word is written to fifo) is changed.	mohor	7968d 18h	/ethmac/tags/rel_3/rtl/verilog/
126	InvalidSymbol generation changed.	mohor	7968d 18h	/ethmac/tags/rel_3/rtl/verilog/
125	RxAbort changed. Packets received with MRxErr (from PHY) are also aborted.	mohor	7968d 18h	/ethmac/tags/rel_3/rtl/verilog/
122	ethernet spram added. So far a generic ram and xilinx RAMB4 are used.	mohor	7970d 20h	/ethmac/tags/rel_3/rtl/verilog/
120	Unused files removed.	mohor	7970d 21h	/ethmac/tags/rel_3/rtl/verilog/
119	Ram , used for BDs changed from generic_spram to eth_spram_256x32.	mohor	7970d 21h	/ethmac/tags/rel_3/rtl/verilog/
118	ShiftEnded synchronization changed.	mohor	7974d 12h	/ethmac/tags/rel_3/rtl/verilog/
115	RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset.	mohor	7975d 20h	/ethmac/tags/rel_3/rtl/verilog/
114	EXTERNAL_DMA removed. External DMA not supported.	mohor	7976d 18h	/ethmac/tags/rel_3/rtl/verilog/
113	RxPointer bug fixed.	mohor	7983d 10h	/ethmac/tags/rel_3/rtl/verilog/
112	Previous bug wasn't succesfully removed. Now fixed.	mohor	7983d 23h	/ethmac/tags/rel_3/rtl/verilog/
111	Master state machine had a bug when switching from master write to master read.	mohor	7984d 13h	/ethmac/tags/rel_3/rtl/verilog/
110	m_wb_cyc_o signal released after every single transfer.	mohor	7984d 16h	/ethmac/tags/rel_3/rtl/verilog/
109	Comment removed.	mohor	7984d 16h	/ethmac/tags/rel_3/rtl/verilog/
106	Outputs registered. Reset changed for eth_wishbone module.	mohor	8052d 02h	/ethmac/tags/rel_3/rtl/verilog/
105	Compiler directives added. Tx and Rx fifo size incremented. A "late collision" bug fixed.	mohor	8061d 04h	/ethmac/tags/rel_3/rtl/verilog/
104	FCS should not be included in NibbleMinFl.	mohor	8062d 22h	/ethmac/tags/rel_3/rtl/verilog/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_3/] [rtl/] [verilog/] - Rev 132

Filtering Options