OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_4/] - Rev 146

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
146 CarrierSenseLost status is not set when working in loopback mode. mohor 7914d 07h /ethmac/tags/rel_4/
145 Defines for control registers added (ETH_TXCTRL and ETH_RXCTRL). mohor 7914d 07h /ethmac/tags/rel_4/
143 Only values smaller or equal to 0x80 can be written to TX_BD_NUM register.
r_TxEn and r_RxEn depend on the limit values of the TX_BD_NUMOut.
mohor 7930d 10h /ethmac/tags/rel_4/
141 Syntax error fixed. mohor 7933d 03h /ethmac/tags/rel_4/
140 Syntax error fixed. mohor 7933d 03h /ethmac/tags/rel_4/
139 Synchronous reset added to all registers. Defines used for width. r_MiiMRst
changed from bit position 10 to 9.
mohor 7933d 04h /ethmac/tags/rel_4/
138 Synchronous reset added. mohor 7933d 04h /ethmac/tags/rel_4/
137 Defines for register width added. mii_rst signal in MIIMODER register
changed.
mohor 7933d 04h /ethmac/tags/rel_4/
136 Parameter ResetValue changed to capital letters. mohor 7933d 13h /ethmac/tags/rel_4/
135 New revision. External DMA removed, TX_BD_NUM changed. mohor 7935d 05h /ethmac/tags/rel_4/
134 Register TX_BD_NUM is changed so it contains value of the Tx buffer descriptors. No
need to multiply or devide any more.
mohor 7935d 06h /ethmac/tags/rel_4/
133 - Busy signal was not set on time when scan status operation was performed
and clock was divided with more than 2.
- Nvalid remains valid two more clocks (was previously cleared too soon).
mohor 7935d 07h /ethmac/tags/rel_4/
132 LinkFailRegister is reflecting the status of the PHY's link fail status bit. mohor 7935d 07h /ethmac/tags/rel_4/
131 LinkFail signal was not latching appropriate bit. mohor 7935d 07h /ethmac/tags/rel_4/
130 First draft of the Ethernet design document. Not a finished version. Still many
things missing.
mohor 7935d 08h /ethmac/tags/rel_4/
129 Traffic cop with 2 wishbone master interfaces and 2 wishbona slave
interfaces:
- Host connects to the master interface
- Ethernet master (DMA) connects to the second master interface
- Memory interface connects to the slave interface
- Ethernet slave interface (access to registers and BDs) connects to second
slave interface
mohor 7935d 08h /ethmac/tags/rel_4/
127 WriteRxDataToMemory signal changed so end of frame (when last word is
written to fifo) is changed.
mohor 7955d 07h /ethmac/tags/rel_4/
126 InvalidSymbol generation changed. mohor 7955d 07h /ethmac/tags/rel_4/
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.
mohor 7955d 07h /ethmac/tags/rel_4/
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 7955d 08h /ethmac/tags/rel_4/
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 7957d 09h /ethmac/tags/rel_4/
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 7957d 09h /ethmac/tags/rel_4/
120 Unused files removed. mohor 7957d 10h /ethmac/tags/rel_4/
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 7957d 10h /ethmac/tags/rel_4/
118 ShiftEnded synchronization changed. mohor 7961d 01h /ethmac/tags/rel_4/
117 Clock mrx_clk set to 2.5 MHz. mohor 7961d 12h /ethmac/tags/rel_4/
116 Testing environment also includes traffic cop, memory interface and host
interface.
mohor 7961d 12h /ethmac/tags/rel_4/
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 7962d 10h /ethmac/tags/rel_4/
114 EXTERNAL_DMA removed. External DMA not supported. mohor 7963d 07h /ethmac/tags/rel_4/
113 RxPointer bug fixed. mohor 7969d 23h /ethmac/tags/rel_4/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.