URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_4/] [rtl/] [verilog/] - Rev 143

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
143	Only values smaller or equal to 0x80 can be written to TX_BD_NUM register. r_TxEn and r_RxEn depend on the limit values of the TX_BD_NUMOut.	mohor	7926d 15h	/ethmac/tags/rel_4/rtl/verilog/
141	Syntax error fixed.	mohor	7929d 09h	/ethmac/tags/rel_4/rtl/verilog/
140	Syntax error fixed.	mohor	7929d 09h	/ethmac/tags/rel_4/rtl/verilog/
139	Synchronous reset added to all registers. Defines used for width. r_MiiMRst changed from bit position 10 to 9.	mohor	7929d 09h	/ethmac/tags/rel_4/rtl/verilog/
138	Synchronous reset added.	mohor	7929d 09h	/ethmac/tags/rel_4/rtl/verilog/
137	Defines for register width added. mii_rst signal in MIIMODER register changed.	mohor	7929d 09h	/ethmac/tags/rel_4/rtl/verilog/
136	Parameter ResetValue changed to capital letters.	mohor	7929d 19h	/ethmac/tags/rel_4/rtl/verilog/
134	Register TX_BD_NUM is changed so it contains value of the Tx buffer descriptors. No need to multiply or devide any more.	mohor	7931d 12h	/ethmac/tags/rel_4/rtl/verilog/
133	- Busy signal was not set on time when scan status operation was performed and clock was divided with more than 2. - Nvalid remains valid two more clocks (was previously cleared too soon).	mohor	7931d 13h	/ethmac/tags/rel_4/rtl/verilog/
132	LinkFailRegister is reflecting the status of the PHY's link fail status bit.	mohor	7931d 13h	/ethmac/tags/rel_4/rtl/verilog/
131	LinkFail signal was not latching appropriate bit.	mohor	7931d 13h	/ethmac/tags/rel_4/rtl/verilog/
129	Traffic cop with 2 wishbone master interfaces and 2 wishbona slave interfaces: - Host connects to the master interface - Ethernet master (DMA) connects to the second master interface - Memory interface connects to the slave interface - Ethernet slave interface (access to registers and BDs) connects to second slave interface	mohor	7931d 14h	/ethmac/tags/rel_4/rtl/verilog/
127	WriteRxDataToMemory signal changed so end of frame (when last word is written to fifo) is changed.	mohor	7951d 13h	/ethmac/tags/rel_4/rtl/verilog/
126	InvalidSymbol generation changed.	mohor	7951d 13h	/ethmac/tags/rel_4/rtl/verilog/
125	RxAbort changed. Packets received with MRxErr (from PHY) are also aborted.	mohor	7951d 13h	/ethmac/tags/rel_4/rtl/verilog/
122	ethernet spram added. So far a generic ram and xilinx RAMB4 are used.	mohor	7953d 15h	/ethmac/tags/rel_4/rtl/verilog/
120	Unused files removed.	mohor	7953d 16h	/ethmac/tags/rel_4/rtl/verilog/
119	Ram , used for BDs changed from generic_spram to eth_spram_256x32.	mohor	7953d 16h	/ethmac/tags/rel_4/rtl/verilog/
118	ShiftEnded synchronization changed.	mohor	7957d 07h	/ethmac/tags/rel_4/rtl/verilog/
115	RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset.	mohor	7958d 15h	/ethmac/tags/rel_4/rtl/verilog/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_4/] [rtl/] [verilog/] - Rev 143

Filtering Options