OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_5/] - Rev 180

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
180 Bench outputs data to display every 128 bytes. mohor 7904d 20h /ethmac/tags/rel_5/
179 Beautiful tests merget together mohor 7904d 21h /ethmac/tags/rel_5/
178 Rearanged testcases mohor 7904d 21h /ethmac/tags/rel_5/
177 Bug in MIIM fixed. mohor 7905d 01h /ethmac/tags/rel_5/
176 lists changed to new directory structure mohor 7905d 02h /ethmac/tags/rel_5/
175 Script fixed to new dir structure mohor 7905d 02h /ethmac/tags/rel_5/
174 Directory keeper mohor 7905d 02h /ethmac/tags/rel_5/
173 Keeps the directory mohor 7905d 02h /ethmac/tags/rel_5/
172 NCSIM simulation environment added to cvs mohor 7905d 02h /ethmac/tags/rel_5/
171 NCSIM simulation environment added. mohor 7905d 03h /ethmac/tags/rel_5/
170 Headers changed. mohor 7905d 03h /ethmac/tags/rel_5/
169 New testbench. Thanks to Tadej M - "The Spammer". mohor 7905d 03h /ethmac/tags/rel_5/
168 CarrierSenseLost bug fixed when operating in full duplex mode. mohor 7906d 01h /ethmac/tags/rel_5/
167 Sometimes both RxB_IRQ and RxE_IRQ were activated. Bug fixed. mohor 7907d 01h /ethmac/tags/rel_5/
166 Reception is possible after RxPointer is read and not after BD is read. For
that reason RxBDReady is changed to RxReady.
Busy_IRQ interrupt connected. When there is no RxBD ready and frame
comes, interrupt is generated.		 mohor 7908d 02h /ethmac/tags/rel_5/
165 HASH improvement needed. mohor 7908d 05h /ethmac/tags/rel_5/
164 Ethernet debug registers removed. mohor 7908d 05h /ethmac/tags/rel_5/
163 Another temporary version. Core is almost finished. Testbench not included,
yet"		 mohor 7908d 21h /ethmac/tags/rel_5/
162 Another temporary version. Core is almost finished. Testbench not included,
yet.		 mohor 7908d 21h /ethmac/tags/rel_5/
161 Error acknowledge is generated when accessing BDs and RST bit in the
MODER register (r_Rst) is set.		 mohor 7909d 02h /ethmac/tags/rel_5/
160 error acknowledge cycle termination added to display. mohor 7909d 03h /ethmac/tags/rel_5/
159 Async reset for WB_ACK_O removed (when core was in reset, it was
impossible to access BDs).
RxPointers and TxPointers names changed to be more descriptive.
TxUnderRun synchronized.		 mohor 7909d 23h /ethmac/tags/rel_5/
158 Typo fixed. mohor 7909d 23h /ethmac/tags/rel_5/
157 This testbench will soon be obsolete. Please use tb_ethernet.v mohor 7912d 04h /ethmac/tags/rel_5/
156 Valid testbench. mohor 7912d 04h /ethmac/tags/rel_5/
155 Minor changes. mohor 7912d 04h /ethmac/tags/rel_5/
154 Design document is still under construction. mohor 7913d 04h /ethmac/tags/rel_5/
153 Temp version (backup). mohor 7913d 19h /ethmac/tags/rel_5/
152 Version 1.16 created. See revision history in the document for details. mohor 7913d 19h /ethmac/tags/rel_5/
150 Debug registers reg1, 2, 3, 4 connected. Synchronization of many signals
changed (bugs fixed). Access to un-alligned buffers fixed. RxAbort signal
was not used OK.		 mohor 7913d 21h /ethmac/tags/rel_5/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.