URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_5/] [rtl/] [verilog/] - Rev 101

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
101	Short frame and ReceivedLengthOK were not detected correctly.	mohor	8065d 20h	/ethmac/tags/rel_5/rtl/verilog/
100	Generic ram or Xilinx ram can be used in fifo (selectable by setting ETH_FIFO_XILINX in eth_defines.v).	mohor	8065d 20h	/ethmac/tags/rel_5/rtl/verilog/
97	Small typo fixed.	lampret	8089d 17h	/ethmac/tags/rel_5/rtl/verilog/
96	Any address can be used for Tx and Rx BD pointers. Address does not need to be aligned.	mohor	8093d 17h	/ethmac/tags/rel_5/rtl/verilog/
95	md_padoen_o changed to md_padoe_o. Signal was always active high, just name was incorrect.	mohor	8093d 20h	/ethmac/tags/rel_5/rtl/verilog/
94	When clear and read/write are active at the same time, cnt and pointers are set to 1.	mohor	8093d 20h	/ethmac/tags/rel_5/rtl/verilog/
93	When in promiscous mode some frames were not received correctly. Fixed.	mohor	8098d 19h	/ethmac/tags/rel_5/rtl/verilog/
92	Some defines that are used in testbench only were moved to tb_eth_defines.v file.	mohor	8099d 21h	/ethmac/tags/rel_5/rtl/verilog/
91	Comments in Slovene language removed.	mohor	8099d 21h	/ethmac/tags/rel_5/rtl/verilog/
90	casex changed with case, fifo reset changed.	mohor	8099d 21h	/ethmac/tags/rel_5/rtl/verilog/
88	rx_fifo was not always cleared ok. Fixed.	mohor	8109d 18h	/ethmac/tags/rel_5/rtl/verilog/
87	Status was not latched correctly sometimes. Fixed.	mohor	8109d 20h	/ethmac/tags/rel_5/rtl/verilog/
86	Big Endian problem when sending frames fixed.	mohor	8111d 03h	/ethmac/tags/rel_5/rtl/verilog/
85	Log info was missing.	mohor	8116d 13h	/ethmac/tags/rel_5/rtl/verilog/
84	LinkFail signal was not latching appropriate bit.	mohor	8116d 13h	/ethmac/tags/rel_5/rtl/verilog/
83	MAC address recognition was not correct (bytes swaped).	mohor	8116d 13h	/ethmac/tags/rel_5/rtl/verilog/
82	Byte ordering changed (Big Endian used). casex changed with case because Xilinx Foundation had problems. Tested in HW. It WORKS.	mohor	8116d 15h	/ethmac/tags/rel_5/rtl/verilog/
80	Small fixes for external/internal DMA missmatches.	mohor	8120d 17h	/ethmac/tags/rel_5/rtl/verilog/
79	RetryCntLatched was unused and removed from design	mohor	8120d 17h	/ethmac/tags/rel_5/rtl/verilog/
78	WB_SEL_I was unused and removed from design	mohor	8120d 17h	/ethmac/tags/rel_5/rtl/verilog/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_5/] [rtl/] [verilog/] - Rev 101

Filtering Options