URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_5/] [rtl/] [verilog/] [eth_wishbone.v] - Rev 112

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
112	Previous bug wasn't succesfully removed. Now fixed.	mohor	7984d 23h	/ethmac/tags/rel_5/rtl/verilog/eth_wishbone.v
111	Master state machine had a bug when switching from master write to master read.	mohor	7985d 12h	/ethmac/tags/rel_5/rtl/verilog/eth_wishbone.v
110	m_wb_cyc_o signal released after every single transfer.	mohor	7985d 15h	/ethmac/tags/rel_5/rtl/verilog/eth_wishbone.v
106	Outputs registered. Reset changed for eth_wishbone module.	mohor	8053d 02h	/ethmac/tags/rel_5/rtl/verilog/eth_wishbone.v
105	Compiler directives added. Tx and Rx fifo size incremented. A "late collision" bug fixed.	mohor	8062d 03h	/ethmac/tags/rel_5/rtl/verilog/eth_wishbone.v
97	Small typo fixed.	lampret	8087d 20h	/ethmac/tags/rel_5/rtl/verilog/eth_wishbone.v
96	Any address can be used for Tx and Rx BD pointers. Address does not need to be aligned.	mohor	8091d 20h	/ethmac/tags/rel_5/rtl/verilog/eth_wishbone.v
91	Comments in Slovene language removed.	mohor	8097d 23h	/ethmac/tags/rel_5/rtl/verilog/eth_wishbone.v
90	casex changed with case, fifo reset changed.	mohor	8097d 23h	/ethmac/tags/rel_5/rtl/verilog/eth_wishbone.v
88	rx_fifo was not always cleared ok. Fixed.	mohor	8107d 20h	/ethmac/tags/rel_5/rtl/verilog/eth_wishbone.v
87	Status was not latched correctly sometimes. Fixed.	mohor	8107d 22h	/ethmac/tags/rel_5/rtl/verilog/eth_wishbone.v
86	Big Endian problem when sending frames fixed.	mohor	8109d 05h	/ethmac/tags/rel_5/rtl/verilog/eth_wishbone.v
82	Byte ordering changed (Big Endian used). casex changed with case because Xilinx Foundation had problems. Tested in HW. It WORKS.	mohor	8114d 17h	/ethmac/tags/rel_5/rtl/verilog/eth_wishbone.v
80	Small fixes for external/internal DMA missmatches.	mohor	8118d 19h	/ethmac/tags/rel_5/rtl/verilog/eth_wishbone.v
77	Interrupts changed	mohor	8118d 20h	/ethmac/tags/rel_5/rtl/verilog/eth_wishbone.v
64	Status was not written correctly when frames were discarted because of address mismatch.	mohor	8129d 19h	/ethmac/tags/rel_5/rtl/verilog/eth_wishbone.v
61	RxStartFrm cleared when abort or retry comes.	mohor	8130d 00h	/ethmac/tags/rel_5/rtl/verilog/eth_wishbone.v
60	Changes that were lost when updating from 1.5 to 1.8 fixed.	mohor	8130d 00h	/ethmac/tags/rel_5/rtl/verilog/eth_wishbone.v
54	Addition of new module eth_addrcheck.v	billditt	8130d 15h	/ethmac/tags/rel_5/rtl/verilog/eth_wishbone.v
48	RxOverRun added to statuses.	mohor	8132d 19h	/ethmac/tags/rel_5/rtl/verilog/eth_wishbone.v

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_5/] [rtl/] [verilog/] [eth_wishbone.v] - Rev 112

Filtering Options