Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_6/] [rtl/] - Rev 161


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
129 Traffic cop with 2 wishbone master interfaces and 2 wishbona slave
- Host connects to the master interface
- Ethernet master (DMA) connects to the second master interface
- Memory interface connects to the slave interface
- Ethernet slave interface (access to registers and BDs) connects to second
slave interface
mohor 7355d 00h /ethmac/tags/rel_6/rtl/
127 WriteRxDataToMemory signal changed so end of frame (when last word is
written to fifo) is changed.
mohor 7374d 23h /ethmac/tags/rel_6/rtl/
126 InvalidSymbol generation changed. mohor 7374d 23h /ethmac/tags/rel_6/rtl/
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
mohor 7374d 23h /ethmac/tags/rel_6/rtl/
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 7377d 01h /ethmac/tags/rel_6/rtl/
120 Unused files removed. mohor 7377d 02h /ethmac/tags/rel_6/rtl/
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 7377d 02h /ethmac/tags/rel_6/rtl/
118 ShiftEnded synchronization changed. mohor 7380d 16h /ethmac/tags/rel_6/rtl/
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 7382d 01h /ethmac/tags/rel_6/rtl/
114 EXTERNAL_DMA removed. External DMA not supported. mohor 7382d 22h /ethmac/tags/rel_6/rtl/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.