URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_7/] - Rev 146

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
146	CarrierSenseLost status is not set when working in loopback mode.	mohor	7916d 02h	/ethmac/tags/rel_7/
145	Defines for control registers added (ETH_TXCTRL and ETH_RXCTRL).	mohor	7916d 02h	/ethmac/tags/rel_7/
143	Only values smaller or equal to 0x80 can be written to TX_BD_NUM register. r_TxEn and r_RxEn depend on the limit values of the TX_BD_NUMOut.	mohor	7932d 05h	/ethmac/tags/rel_7/
141	Syntax error fixed.	mohor	7934d 22h	/ethmac/tags/rel_7/
140	Syntax error fixed.	mohor	7934d 22h	/ethmac/tags/rel_7/
139	Synchronous reset added to all registers. Defines used for width. r_MiiMRst changed from bit position 10 to 9.	mohor	7934d 22h	/ethmac/tags/rel_7/
138	Synchronous reset added.	mohor	7934d 22h	/ethmac/tags/rel_7/
137	Defines for register width added. mii_rst signal in MIIMODER register changed.	mohor	7934d 22h	/ethmac/tags/rel_7/
136	Parameter ResetValue changed to capital letters.	mohor	7935d 08h	/ethmac/tags/rel_7/
135	New revision. External DMA removed, TX_BD_NUM changed.	mohor	7937d 00h	/ethmac/tags/rel_7/
134	Register TX_BD_NUM is changed so it contains value of the Tx buffer descriptors. No need to multiply or devide any more.	mohor	7937d 01h	/ethmac/tags/rel_7/
133	- Busy signal was not set on time when scan status operation was performed and clock was divided with more than 2. - Nvalid remains valid two more clocks (was previously cleared too soon).	mohor	7937d 02h	/ethmac/tags/rel_7/
132	LinkFailRegister is reflecting the status of the PHY's link fail status bit.	mohor	7937d 02h	/ethmac/tags/rel_7/
131	LinkFail signal was not latching appropriate bit.	mohor	7937d 02h	/ethmac/tags/rel_7/
130	First draft of the Ethernet design document. Not a finished version. Still many things missing.	mohor	7937d 03h	/ethmac/tags/rel_7/
129	Traffic cop with 2 wishbone master interfaces and 2 wishbona slave interfaces: - Host connects to the master interface - Ethernet master (DMA) connects to the second master interface - Memory interface connects to the slave interface - Ethernet slave interface (access to registers and BDs) connects to second slave interface	mohor	7937d 03h	/ethmac/tags/rel_7/
127	WriteRxDataToMemory signal changed so end of frame (when last word is written to fifo) is changed.	mohor	7957d 02h	/ethmac/tags/rel_7/
126	InvalidSymbol generation changed.	mohor	7957d 02h	/ethmac/tags/rel_7/
125	RxAbort changed. Packets received with MRxErr (from PHY) are also aborted.	mohor	7957d 02h	/ethmac/tags/rel_7/
124	Define ETH_MIIMODER_RST corrected to 0x00000400.	mohor	7957d 03h	/ethmac/tags/rel_7/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_7/] - Rev 146

Filtering Options