OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [rel_9/] - Rev 226

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 6504d 02h /ethmac/tags/rel_9/
225 Some minor changes. tadejm 6504d 02h /ethmac/tags/rel_9/
224 Signals for a wave window in Modelsim. tadejm 6504d 03h /ethmac/tags/rel_9/
223 Some code changed due to bug fixes. tadejm 6504d 04h /ethmac/tags/rel_9/
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 6508d 01h /ethmac/tags/rel_9/
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.
mohor 6511d 02h /ethmac/tags/rel_9/
218 Typo error fixed. (When using Bist) mohor 6511d 04h /ethmac/tags/rel_9/
217 Bist supported. mohor 6511d 04h /ethmac/tags/rel_9/
216 Bist signals added. mohor 6511d 04h /ethmac/tags/rel_9/
215 Bist supported. mohor 6511d 05h /ethmac/tags/rel_9/
214 Signals for WISHBONE B3 compliant interface added. mohor 6512d 01h /ethmac/tags/rel_9/
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.
mohor 6512d 01h /ethmac/tags/rel_9/
212 Minor $display change. mohor 6512d 01h /ethmac/tags/rel_9/
211 Bist added. mohor 6512d 01h /ethmac/tags/rel_9/
210 BIST added. mohor 6512d 01h /ethmac/tags/rel_9/
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.
tadejm 6513d 04h /ethmac/tags/rel_9/
208 Virtual Silicon RAMs moved to lib directory tadej 6528d 22h /ethmac/tags/rel_9/
207 Virtual Silicon RAM support fixed tadej 6528d 22h /ethmac/tags/rel_9/
206 Virtual Silicon RAM added to the simulation. mohor 6528d 22h /ethmac/tags/rel_9/
205 ETH_VIRTUAL_SILICON_RAM supported. mohor 6528d 23h /ethmac/tags/rel_9/
204 ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation). mohor 6528d 23h /ethmac/tags/rel_9/
203 Virtual Silicon RAM might be used in the ASIC implementation of the ethernet
core.
mohor 6528d 23h /ethmac/tags/rel_9/
202 CsMiss added. When address between 0x800 and 0xfff is accessed within
Ethernet Core, error acknowledge is generated.
mohor 6532d 00h /ethmac/tags/rel_9/
201 Core size added to the document. mohor 6532d 01h /ethmac/tags/rel_9/
200 File with lower case checked in instead. mohor 6532d 01h /ethmac/tags/rel_9/
199 Datasheet name changed to lower case name. mohor 6532d 01h /ethmac/tags/rel_9/
198 Removed file. File with name in lower case will be added instead. mohor 6532d 01h /ethmac/tags/rel_9/
197 Ethernet Data Sheet. mohor 6532d 01h /ethmac/tags/rel_9/
196 Ethernet product brief. mohor 6532d 02h /ethmac/tags/rel_9/
195 Product brief removed because it is the same as Datasheet. mohor 6532d 02h /ethmac/tags/rel_9/

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.