OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [runing_under_uclinux/] - Rev 141

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
141 Syntax error fixed. mohor 7970d 16h /ethmac/tags/runing_under_uclinux/
140 Syntax error fixed. mohor 7970d 16h /ethmac/tags/runing_under_uclinux/
139 Synchronous reset added to all registers. Defines used for width. r_MiiMRst
changed from bit position 10 to 9.
mohor 7970d 16h /ethmac/tags/runing_under_uclinux/
138 Synchronous reset added. mohor 7970d 16h /ethmac/tags/runing_under_uclinux/
137 Defines for register width added. mii_rst signal in MIIMODER register
changed.
mohor 7970d 16h /ethmac/tags/runing_under_uclinux/
136 Parameter ResetValue changed to capital letters. mohor 7971d 02h /ethmac/tags/runing_under_uclinux/
135 New revision. External DMA removed, TX_BD_NUM changed. mohor 7972d 17h /ethmac/tags/runing_under_uclinux/
134 Register TX_BD_NUM is changed so it contains value of the Tx buffer descriptors. No
need to multiply or devide any more.
mohor 7972d 19h /ethmac/tags/runing_under_uclinux/
133 - Busy signal was not set on time when scan status operation was performed
and clock was divided with more than 2.
- Nvalid remains valid two more clocks (was previously cleared too soon).
mohor 7972d 20h /ethmac/tags/runing_under_uclinux/
132 LinkFailRegister is reflecting the status of the PHY's link fail status bit. mohor 7972d 20h /ethmac/tags/runing_under_uclinux/
131 LinkFail signal was not latching appropriate bit. mohor 7972d 20h /ethmac/tags/runing_under_uclinux/
130 First draft of the Ethernet design document. Not a finished version. Still many
things missing.
mohor 7972d 20h /ethmac/tags/runing_under_uclinux/
129 Traffic cop with 2 wishbone master interfaces and 2 wishbona slave
interfaces:
- Host connects to the master interface
- Ethernet master (DMA) connects to the second master interface
- Memory interface connects to the slave interface
- Ethernet slave interface (access to registers and BDs) connects to second
slave interface
mohor 7972d 21h /ethmac/tags/runing_under_uclinux/
127 WriteRxDataToMemory signal changed so end of frame (when last word is
written to fifo) is changed.
mohor 7992d 20h /ethmac/tags/runing_under_uclinux/
126 InvalidSymbol generation changed. mohor 7992d 20h /ethmac/tags/runing_under_uclinux/
125 RxAbort changed. Packets received with MRxErr (from PHY) are also
aborted.
mohor 7992d 20h /ethmac/tags/runing_under_uclinux/
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 7992d 21h /ethmac/tags/runing_under_uclinux/
122 ethernet spram added. So far a generic ram and xilinx RAMB4 are used. mohor 7994d 21h /ethmac/tags/runing_under_uclinux/
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 7994d 22h /ethmac/tags/runing_under_uclinux/
120 Unused files removed. mohor 7994d 23h /ethmac/tags/runing_under_uclinux/
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 7994d 23h /ethmac/tags/runing_under_uclinux/
118 ShiftEnded synchronization changed. mohor 7998d 13h /ethmac/tags/runing_under_uclinux/
117 Clock mrx_clk set to 2.5 MHz. mohor 7999d 00h /ethmac/tags/runing_under_uclinux/
116 Testing environment also includes traffic cop, memory interface and host
interface.
mohor 7999d 00h /ethmac/tags/runing_under_uclinux/
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 7999d 22h /ethmac/tags/runing_under_uclinux/
114 EXTERNAL_DMA removed. External DMA not supported. mohor 8000d 19h /ethmac/tags/runing_under_uclinux/
113 RxPointer bug fixed. mohor 8007d 11h /ethmac/tags/runing_under_uclinux/
112 Previous bug wasn't succesfully removed. Now fixed. mohor 8008d 01h /ethmac/tags/runing_under_uclinux/
111 Master state machine had a bug when switching from master write to
master read.
mohor 8008d 14h /ethmac/tags/runing_under_uclinux/
110 m_wb_cyc_o signal released after every single transfer. mohor 8008d 17h /ethmac/tags/runing_under_uclinux/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.