OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [runing_under_uclinux/] [rtl/] [verilog/] - Rev 338

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
119 Ram , used for BDs changed from generic_spram to eth_spram_256x32. mohor 7972d 13h /ethmac/tags/runing_under_uclinux/rtl/verilog
118 ShiftEnded synchronization changed. mohor 7976d 04h /ethmac/tags/runing_under_uclinux/rtl/verilog
115 RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset. mohor 7977d 12h /ethmac/tags/runing_under_uclinux/rtl/verilog
114 EXTERNAL_DMA removed. External DMA not supported. mohor 7978d 10h /ethmac/tags/runing_under_uclinux/rtl/verilog
113 RxPointer bug fixed. mohor 7985d 02h /ethmac/tags/runing_under_uclinux/rtl/verilog
112 Previous bug wasn't succesfully removed. Now fixed. mohor 7985d 15h /ethmac/tags/runing_under_uclinux/rtl/verilog
111 Master state machine had a bug when switching from master write to
master read.
mohor 7986d 05h /ethmac/tags/runing_under_uclinux/rtl/verilog
110 m_wb_cyc_o signal released after every single transfer. mohor 7986d 08h /ethmac/tags/runing_under_uclinux/rtl/verilog
109 Comment removed. mohor 7986d 08h /ethmac/tags/runing_under_uclinux/rtl/verilog
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8053d 18h /ethmac/tags/runing_under_uclinux/rtl/verilog

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.