OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [tags/] [runing_under_uclinux/] [rtl] - Rev 113

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
113 RxPointer bug fixed. mohor 7973d 17h /ethmac/tags/runing_under_uclinux/rtl
112 Previous bug wasn't succesfully removed. Now fixed. mohor 7974d 07h /ethmac/tags/runing_under_uclinux/rtl
111 Master state machine had a bug when switching from master write to
master read.		 mohor 7974d 20h /ethmac/tags/runing_under_uclinux/rtl
110 m_wb_cyc_o signal released after every single transfer. mohor 7974d 23h /ethmac/tags/runing_under_uclinux/rtl
109 Comment removed. mohor 7975d 00h /ethmac/tags/runing_under_uclinux/rtl
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8042d 10h /ethmac/tags/runing_under_uclinux/rtl
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.		 mohor 8051d 11h /ethmac/tags/runing_under_uclinux/rtl
104 FCS should not be included in NibbleMinFl. mohor 8053d 05h /ethmac/tags/runing_under_uclinux/rtl
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v		 mohor 8053d 06h /ethmac/tags/runing_under_uclinux/rtl
102 Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled
or not.		 mohor 8053d 06h /ethmac/tags/runing_under_uclinux/rtl
101 Short frame and ReceivedLengthOK were not detected correctly. mohor 8053d 06h /ethmac/tags/runing_under_uclinux/rtl
100 Generic ram or Xilinx ram can be used in fifo (selectable by setting
ETH_FIFO_XILINX in eth_defines.v).		 mohor 8053d 06h /ethmac/tags/runing_under_uclinux/rtl
97 Small typo fixed. lampret 8077d 04h /ethmac/tags/runing_under_uclinux/rtl
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.		 mohor 8081d 04h /ethmac/tags/runing_under_uclinux/rtl
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.		 mohor 8081d 06h /ethmac/tags/runing_under_uclinux/rtl
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.		 mohor 8081d 06h /ethmac/tags/runing_under_uclinux/rtl
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8086d 05h /ethmac/tags/runing_under_uclinux/rtl
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.		 mohor 8087d 07h /ethmac/tags/runing_under_uclinux/rtl
91 Comments in Slovene language removed. mohor 8087d 07h /ethmac/tags/runing_under_uclinux/rtl
90 casex changed with case, fifo reset changed. mohor 8087d 07h /ethmac/tags/runing_under_uclinux/rtl
88 rx_fifo was not always cleared ok. Fixed. mohor 8097d 04h /ethmac/tags/runing_under_uclinux/rtl
87 Status was not latched correctly sometimes. Fixed. mohor 8097d 06h /ethmac/tags/runing_under_uclinux/rtl
86 Big Endian problem when sending frames fixed. mohor 8098d 13h /ethmac/tags/runing_under_uclinux/rtl
85 Log info was missing. mohor 8103d 23h /ethmac/tags/runing_under_uclinux/rtl
84 LinkFail signal was not latching appropriate bit. mohor 8103d 23h /ethmac/tags/runing_under_uclinux/rtl
83 MAC address recognition was not correct (bytes swaped). mohor 8103d 23h /ethmac/tags/runing_under_uclinux/rtl
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.		 mohor 8104d 01h /ethmac/tags/runing_under_uclinux/rtl
80 Small fixes for external/internal DMA missmatches. mohor 8108d 03h /ethmac/tags/runing_under_uclinux/rtl
79 RetryCntLatched was unused and removed from design mohor 8108d 04h /ethmac/tags/runing_under_uclinux/rtl
78 WB_SEL_I was unused and removed from design mohor 8108d 04h /ethmac/tags/runing_under_uclinux/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.