OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] - Rev 221

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.
mohor 7913d 07h /ethmac/trunk/
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.
mohor 7916d 07h /ethmac/trunk/
218 Typo error fixed. (When using Bist) mohor 7916d 09h /ethmac/trunk/
217 Bist supported. mohor 7916d 09h /ethmac/trunk/
216 Bist signals added. mohor 7916d 09h /ethmac/trunk/
215 Bist supported. mohor 7916d 10h /ethmac/trunk/
214 Signals for WISHBONE B3 compliant interface added. mohor 7917d 06h /ethmac/trunk/
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.
mohor 7917d 06h /ethmac/trunk/
212 Minor $display change. mohor 7917d 06h /ethmac/trunk/
211 Bist added. mohor 7917d 06h /ethmac/trunk/
210 BIST added. mohor 7917d 06h /ethmac/trunk/
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.
tadejm 7918d 10h /ethmac/trunk/
208 Virtual Silicon RAMs moved to lib directory tadej 7934d 03h /ethmac/trunk/
207 Virtual Silicon RAM support fixed tadej 7934d 04h /ethmac/trunk/
206 Virtual Silicon RAM added to the simulation. mohor 7934d 04h /ethmac/trunk/
205 ETH_VIRTUAL_SILICON_RAM supported. mohor 7934d 04h /ethmac/trunk/
204 ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation). mohor 7934d 04h /ethmac/trunk/
203 Virtual Silicon RAM might be used in the ASIC implementation of the ethernet
core.
mohor 7934d 04h /ethmac/trunk/
202 CsMiss added. When address between 0x800 and 0xfff is accessed within
Ethernet Core, error acknowledge is generated.
mohor 7937d 06h /ethmac/trunk/
201 Core size added to the document. mohor 7937d 06h /ethmac/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.