OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] - Rev 310

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
310 More signals. tadejm 7459d 02h /ethmac/trunk
309 Update file list files for different RAM models with byte select accessing. tadejm 7459d 02h /ethmac/trunk
308 Moved RAM model file path from sim_file_list.lst to this file. tadejm 7459d 02h /ethmac/trunk
306 Lapsus fixed (!we -> ~we). simons 7460d 00h /ethmac/trunk
304 WISHBONE slave changed and tested from only 32-bit accesss to byte access. tadejm 7481d 21h /ethmac/trunk
302 mbist signals updated according to newest convention markom 7508d 07h /ethmac/trunk
301 Update RxEnSync only when mrxdv_pad_i is inactive (LOW). knguyen 7518d 23h /ethmac/trunk
299 Artisan RAMs added. mohor 7566d 03h /ethmac/trunk
297 Artisan ram instance added. simons 7571d 22h /ethmac/trunk
295 Few minor changes. tadejm 7573d 01h /ethmac/trunk
294 Added path to a file with distributed RAM instances for xilinx. tadejm 7575d 02h /ethmac/trunk
293 initial. tadejm 7598d 23h /ethmac/trunk
292 Corrected mistake. tadejm 7598d 23h /ethmac/trunk
291 initial tadejm 7599d 00h /ethmac/trunk
290 Additional checking for FAILED tests added - for ATS. tadejm 7599d 01h /ethmac/trunk
288 This file was not part of the RTL before, but it should be here. simons 7608d 00h /ethmac/trunk
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.
mohor 7634d 03h /ethmac/trunk
285 Binary operator used instead of unary (xnor). mohor 7634d 04h /ethmac/trunk
284 Busy was set 2 cycles too late. Reported by Dennis Scott. mohor 7662d 05h /ethmac/trunk
283 RxBDAddress was updated also when value to r_TxBDNum was written with
greater value than allowed.
mohor 7689d 23h /ethmac/trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.