OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] - Rev 318

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
318 Latest Ethernet IP core testbench. tadejm 7273d 11h /ethmac/trunk/
317 Multicast detection fixed. Only the LSB of the first byte is checked. igorm 7282d 17h /ethmac/trunk/
315 Updated testbench. Some more testcases, some repaired. tadejm 7385d 14h /ethmac/trunk/
312 Corrected address mismatch for xilinx RAMB4_S8 model which has wider address than RAMB4_S16. tadejm 7385d 14h /ethmac/trunk/
311 Update script for running different file list files for different RAM models. tadejm 7385d 14h /ethmac/trunk/
310 More signals. tadejm 7385d 14h /ethmac/trunk/
309 Update file list files for different RAM models with byte select accessing. tadejm 7385d 14h /ethmac/trunk/
308 Moved RAM model file path from sim_file_list.lst to this file. tadejm 7385d 14h /ethmac/trunk/
306 Lapsus fixed (!we -> ~we). simons 7386d 12h /ethmac/trunk/
304 WISHBONE slave changed and tested from only 32-bit accesss to byte access. tadejm 7408d 08h /ethmac/trunk/
302 mbist signals updated according to newest convention markom 7434d 19h /ethmac/trunk/
301 Update RxEnSync only when mrxdv_pad_i is inactive (LOW). knguyen 7445d 11h /ethmac/trunk/
299 Artisan RAMs added. mohor 7492d 15h /ethmac/trunk/
297 Artisan ram instance added. simons 7498d 10h /ethmac/trunk/
295 Few minor changes. tadejm 7499d 13h /ethmac/trunk/
294 Added path to a file with distributed RAM instances for xilinx. tadejm 7501d 13h /ethmac/trunk/
293 initial. tadejm 7525d 10h /ethmac/trunk/
292 Corrected mistake. tadejm 7525d 11h /ethmac/trunk/
291 initial tadejm 7525d 12h /ethmac/trunk/
290 Additional checking for FAILED tests added - for ATS. tadejm 7525d 13h /ethmac/trunk/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.