OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] - Rev 331

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
331 Tests for delayed CRC and defer indication added. igorm 7387d 23h /ethmac/trunk/
330 Warning fixes. igorm 7387d 23h /ethmac/trunk/
329 Defer indication fixed. igorm 7388d 00h /ethmac/trunk/
328 Delayed CRC fixed. igorm 7388d 00h /ethmac/trunk/
327 Defer indication fixed. igorm 7388d 01h /ethmac/trunk/
326 Delayed CRC fixed. igorm 7388d 01h /ethmac/trunk/
325 Defer indication fixed. igorm 7388d 01h /ethmac/trunk/
323 Accidently deleted line put back. igorm 7685d 01h /ethmac/trunk/
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries		 igorm 7688d 20h /ethmac/trunk/
320 TX_BD_NUM_Wr error fixed. Error was entered with the last check-in. igorm 7689d 00h /ethmac/trunk/
319 Latest Ethernet IP core testbench. tadejm 7719d 20h /ethmac/trunk/
318 Latest Ethernet IP core testbench. tadejm 7719d 20h /ethmac/trunk/
317 Multicast detection fixed. Only the LSB of the first byte is checked. igorm 7729d 02h /ethmac/trunk/
315 Updated testbench. Some more testcases, some repaired. tadejm 7831d 23h /ethmac/trunk/
312 Corrected address mismatch for xilinx RAMB4_S8 model which has wider address than RAMB4_S16. tadejm 7831d 23h /ethmac/trunk/
311 Update script for running different file list files for different RAM models. tadejm 7831d 23h /ethmac/trunk/
310 More signals. tadejm 7831d 23h /ethmac/trunk/
309 Update file list files for different RAM models with byte select accessing. tadejm 7831d 23h /ethmac/trunk/
308 Moved RAM model file path from sim_file_list.lst to this file. tadejm 7831d 23h /ethmac/trunk/
306 Lapsus fixed (!we -> ~we). simons 7832d 21h /ethmac/trunk/
304 WISHBONE slave changed and tested from only 32-bit accesss to byte access. tadejm 7854d 17h /ethmac/trunk/
302 mbist signals updated according to newest convention markom 7881d 04h /ethmac/trunk/
301 Update RxEnSync only when mrxdv_pad_i is inactive (LOW). knguyen 7891d 20h /ethmac/trunk/
299 Artisan RAMs added. mohor 7939d 00h /ethmac/trunk/
297 Artisan ram instance added. simons 7944d 19h /ethmac/trunk/
295 Few minor changes. tadejm 7945d 22h /ethmac/trunk/
294 Added path to a file with distributed RAM instances for xilinx. tadejm 7947d 22h /ethmac/trunk/
293 initial. tadejm 7971d 20h /ethmac/trunk/
292 Corrected mistake. tadejm 7971d 20h /ethmac/trunk/
291 initial tadejm 7971d 21h /ethmac/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2025 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.