Subversion Repositories ethmac

[/] [ethmac/] [trunk/] - Rev 368


Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
368 dbg_dat0 only exist when `DEBUG_WISHBONE is set olof 2830d 15h /ethmac/trunk
367 Remove Wishbone B3 define. For classic wishbone, these ports can just be ignored olof 2893d 13h /ethmac/trunk
366 Readded eth_top.v with a deprecation warning olof 3017d 17h /ethmac/trunk
365 Whitespace cleanup olof 3018d 16h /ethmac/trunk
364 Renamed eth_top.v to ethmac.v to fit better into OpenCores structure olof 3019d 13h /ethmac/trunk
360 Added partial implementation of the debug register from ORPSoC olof 3020d 21h /ethmac/trunk
359 Verilator linting fixes olof 3022d 23h /ethmac/trunk
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 3024d 13h /ethmac/trunk
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 3024d 13h /ethmac/trunk
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 3024d 15h /ethmac/trunk
355 Import Julius Baxter's verilator hints from ORPSoC olof 3024d 16h /ethmac/trunk
354 Whitespace cleanup olof 3024d 16h /ethmac/trunk
353 Inherit fixes for bit width of constants from ORPSoC olof 3026d 18h /ethmac/trunk
352 Removed delayed assignments from rtl code olof 3031d 00h /ethmac/trunk
351 Turn defines into parameters in eth_cop olof 3039d 14h /ethmac/trunk
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 3039d 14h /ethmac/trunk
349 Make all parameters configurable from top level olof 3040d 15h /ethmac/trunk
348 Added option to dump VCD files olof 3041d 14h /ethmac/trunk
347 Added information about running with Icarus Verilog olof 3041d 15h /ethmac/trunk
346 Updated project location olof 3041d 17h /ethmac/trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2019, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.