OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] - Rev 47

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.		 mohor 8114d 06h /ethmac/trunk/
46 HASH0 and HASH1 registers added. mohor 8114d 06h /ethmac/trunk/
45 Ethernet Datasheet added. mohor 8114d 12h /ethmac/trunk/
44 Ethernet Datasheet added to cvs. mohor 8114d 12h /ethmac/trunk/
43 Tx status is written back to the BD. mohor 8115d 14h /ethmac/trunk/
42 Rx status is written back to the BD. mohor 8118d 06h /ethmac/trunk/
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8120d 09h /ethmac/trunk/
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.		 mohor 8121d 06h /ethmac/trunk/
39 Tx part finished. TxStatus needs to be fixed. Pause request needs to be
added.		 mohor 8125d 10h /ethmac/trunk/
38 Initial version. Equals to eth_wishbonedma.v at this moment. mohor 8134d 12h /ethmac/trunk/
37 Link in the header changed. mohor 8134d 12h /ethmac/trunk/
36 TX_BD_NUM register added instead of the RB_BD_ADDR. mohor 8180d 10h /ethmac/trunk/
35 RX_BD_NUM changed to TX_BD_NUM. Few typos corrected. mohor 8183d 08h /ethmac/trunk/
34 RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors
instead of the number of RX descriptors).		 mohor 8183d 08h /ethmac/trunk/
33 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8183d 12h /ethmac/trunk/
32 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8183d 12h /ethmac/trunk/
31 RX_BD_NUM register added instead of the RB_BD_ADDR. mohor 8183d 13h /ethmac/trunk/
30 BD section updated. mohor 8185d 10h /ethmac/trunk/
29 Generic memory model is used. Defines are changed for the same reason. mohor 8205d 08h /ethmac/trunk/
28 New release. Name changed to lower case. mohor 8208d 00h /ethmac/trunk/
27 File names changed to lower case. mohor 8208d 00h /ethmac/trunk/
26 First release of product brief. mohor 8208d 00h /ethmac/trunk/
25 First release of product brief. mohor 8208d 00h /ethmac/trunk/
24 Log file added. mohor 8230d 11h /ethmac/trunk/
23 Number of addresses (wb_adr_i) minimized. mohor 8230d 11h /ethmac/trunk/
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.		 mohor 8230d 14h /ethmac/trunk/
21 Status signals changed, Adress decoding changed, interrupt controller
added.		 mohor 8231d 11h /ethmac/trunk/
20 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).		 mohor 8255d 08h /ethmac/trunk/
19 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).		 mohor 8255d 08h /ethmac/trunk/
18 Few little NCSIM warnings fixed. mohor 8268d 09h /ethmac/trunk/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.