OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [bench/] [verilog/] - Rev 260

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
169 New testbench. Thanks to Tadej M - "The Spammer". mohor 7944d 05h /ethmac/trunk/bench/verilog/
158 Typo fixed. mohor 7949d 01h /ethmac/trunk/bench/verilog/
157 This testbench will soon be obsolete. Please use tb_ethernet.v mohor 7951d 06h /ethmac/trunk/bench/verilog/
156 Valid testbench. mohor 7951d 06h /ethmac/trunk/bench/verilog/
155 Minor changes. mohor 7951d 06h /ethmac/trunk/bench/verilog/
124 Define ETH_MIIMODER_RST corrected to 0x00000400. mohor 7993d 23h /ethmac/trunk/bench/verilog/
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 7996d 00h /ethmac/trunk/bench/verilog/
117 Clock mrx_clk set to 2.5 MHz. mohor 8000d 03h /ethmac/trunk/bench/verilog/
116 Testing environment also includes traffic cop, memory interface and host
interface.
mohor 8000d 03h /ethmac/trunk/bench/verilog/
108 Testbench supports unaligned accesses. mohor 8077d 06h /ethmac/trunk/bench/verilog/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.