OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [bench/] [verilog/] - Rev 274

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
274 Backup version. Not fully working. tadejm 7762d 17h /ethmac/trunk/bench/verilog/
267 Full duplex control frames tested. mohor 7818d 20h /ethmac/trunk/bench/verilog/
266 Flow control test almost finished. mohor 7823d 19h /ethmac/trunk/bench/verilog/
263 test_mac_full_duplex_flow_control tests pretty much finished.
TEST 0: INSERT CONTROL FRM. WHILE TRANSMITTING NORMAL
FRM. AT 4 TX BD ( 10Mbps ) finished.
TEST 2: RECEIVE CONTROL FRAMES WITH PASSALL OPTION
TURNED OFF AT ONE RX BD ( 10Mbps ) finished.
mohor 7824d 11h /ethmac/trunk/bench/verilog/
260 test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame
finished.
mohor 7824d 23h /ethmac/trunk/bench/verilog/
254 Temp version. mohor 7826d 16h /ethmac/trunk/bench/verilog/
252 Just some updates. tadejm 7826d 19h /ethmac/trunk/bench/verilog/
243 Late collision is not reported any more. tadejm 7832d 00h /ethmac/trunk/bench/verilog/
227 Changed BIST scan signals. tadejm 7858d 20h /ethmac/trunk/bench/verilog/
223 Some code changed due to bug fixes. tadejm 7858d 23h /ethmac/trunk/bench/verilog/
216 Bist signals added. mohor 7865d 23h /ethmac/trunk/bench/verilog/
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.
tadejm 7868d 00h /ethmac/trunk/bench/verilog/
194 Full duplex tests modified and testbench bug repaired. tadej 7886d 22h /ethmac/trunk/bench/verilog/
192 Some additional reports added tadej 7888d 19h /ethmac/trunk/bench/verilog/
191 Bug repaired in eth_phy device tadej 7888d 19h /ethmac/trunk/bench/verilog/
189 Simple testbench that includes eth_cop, eth_host and eth_memory modules.
This testbench is used for testing the whole environment. Use tb_ethernet
testbench for testing just the ethernet MAC core (many tests).
mohor 7888d 20h /ethmac/trunk/bench/verilog/
188 PHY changed. tadej 7889d 17h /ethmac/trunk/bench/verilog/
182 Full duplex test improved. tadej 7890d 19h /ethmac/trunk/bench/verilog/
181 MIIM test look better. mohor 7890d 22h /ethmac/trunk/bench/verilog/
180 Bench outputs data to display every 128 bytes. mohor 7893d 17h /ethmac/trunk/bench/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.