OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [bench/] [verilog/] - Rev 318

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
318 Latest Ethernet IP core testbench. tadejm 7341d 22h /ethmac/trunk/bench/verilog/
315 Updated testbench. Some more testcases, some repaired. tadejm 7454d 01h /ethmac/trunk/bench/verilog/
302 mbist signals updated according to newest convention markom 7503d 06h /ethmac/trunk/bench/verilog/
299 Artisan RAMs added. mohor 7561d 02h /ethmac/trunk/bench/verilog/
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.		 mohor 7629d 02h /ethmac/trunk/bench/verilog/
281 Tests test_mac_full_duplex_receive 4-7 fixed to proper BD. mohor 7761d 22h /ethmac/trunk/bench/verilog/
279 Underrun test fixed. Many other tests fixed. mohor 7763d 00h /ethmac/trunk/bench/verilog/
274 Backup version. Not fully working. tadejm 7770d 18h /ethmac/trunk/bench/verilog/
267 Full duplex control frames tested. mohor 7826d 22h /ethmac/trunk/bench/verilog/
266 Flow control test almost finished. mohor 7831d 21h /ethmac/trunk/bench/verilog/
263 test_mac_full_duplex_flow_control tests pretty much finished.
TEST 0: INSERT CONTROL FRM. WHILE TRANSMITTING NORMAL
FRM. AT 4 TX BD ( 10Mbps ) finished.
TEST 2: RECEIVE CONTROL FRAMES WITH PASSALL OPTION
TURNED OFF AT ONE RX BD ( 10Mbps ) finished.		 mohor 7832d 12h /ethmac/trunk/bench/verilog/
260 test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame
finished.		 mohor 7833d 00h /ethmac/trunk/bench/verilog/
254 Temp version. mohor 7834d 18h /ethmac/trunk/bench/verilog/
252 Just some updates. tadejm 7834d 20h /ethmac/trunk/bench/verilog/
243 Late collision is not reported any more. tadejm 7840d 01h /ethmac/trunk/bench/verilog/
227 Changed BIST scan signals. tadejm 7866d 21h /ethmac/trunk/bench/verilog/
223 Some code changed due to bug fixes. tadejm 7867d 00h /ethmac/trunk/bench/verilog/
216 Bist signals added. mohor 7874d 01h /ethmac/trunk/bench/verilog/
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.		 tadejm 7876d 01h /ethmac/trunk/bench/verilog/
194 Full duplex tests modified and testbench bug repaired. tadej 7895d 00h /ethmac/trunk/bench/verilog/
192 Some additional reports added tadej 7896d 20h /ethmac/trunk/bench/verilog/
191 Bug repaired in eth_phy device tadej 7896d 20h /ethmac/trunk/bench/verilog/
189 Simple testbench that includes eth_cop, eth_host and eth_memory modules.
This testbench is used for testing the whole environment. Use tb_ethernet
testbench for testing just the ethernet MAC core (many tests).		 mohor 7896d 21h /ethmac/trunk/bench/verilog/
188 PHY changed. tadej 7897d 18h /ethmac/trunk/bench/verilog/
182 Full duplex test improved. tadej 7898d 20h /ethmac/trunk/bench/verilog/
181 MIIM test look better. mohor 7898d 23h /ethmac/trunk/bench/verilog/
180 Bench outputs data to display every 128 bytes. mohor 7901d 19h /ethmac/trunk/bench/verilog/
179 Beautiful tests merget together mohor 7901d 19h /ethmac/trunk/bench/verilog/
178 Rearanged testcases mohor 7901d 19h /ethmac/trunk/bench/verilog/
177 Bug in MIIM fixed. mohor 7901d 23h /ethmac/trunk/bench/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.