OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [bench/] [verilog/] - Rev 331

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
331 Tests for delayed CRC and defer indication added. igorm 7013d 21h /ethmac/trunk/bench/verilog/
318 Latest Ethernet IP core testbench. tadejm 7345d 18h /ethmac/trunk/bench/verilog/
315 Updated testbench. Some more testcases, some repaired. tadejm 7457d 21h /ethmac/trunk/bench/verilog/
302 mbist signals updated according to newest convention markom 7507d 02h /ethmac/trunk/bench/verilog/
299 Artisan RAMs added. mohor 7564d 22h /ethmac/trunk/bench/verilog/
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.		 mohor 7632d 22h /ethmac/trunk/bench/verilog/
281 Tests test_mac_full_duplex_receive 4-7 fixed to proper BD. mohor 7765d 18h /ethmac/trunk/bench/verilog/
279 Underrun test fixed. Many other tests fixed. mohor 7766d 21h /ethmac/trunk/bench/verilog/
274 Backup version. Not fully working. tadejm 7774d 15h /ethmac/trunk/bench/verilog/
267 Full duplex control frames tested. mohor 7830d 18h /ethmac/trunk/bench/verilog/
266 Flow control test almost finished. mohor 7835d 17h /ethmac/trunk/bench/verilog/
263 test_mac_full_duplex_flow_control tests pretty much finished.
TEST 0: INSERT CONTROL FRM. WHILE TRANSMITTING NORMAL
FRM. AT 4 TX BD ( 10Mbps ) finished.
TEST 2: RECEIVE CONTROL FRAMES WITH PASSALL OPTION
TURNED OFF AT ONE RX BD ( 10Mbps ) finished.		 mohor 7836d 08h /ethmac/trunk/bench/verilog/
260 test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame
finished.		 mohor 7836d 20h /ethmac/trunk/bench/verilog/
254 Temp version. mohor 7838d 14h /ethmac/trunk/bench/verilog/
252 Just some updates. tadejm 7838d 17h /ethmac/trunk/bench/verilog/
243 Late collision is not reported any more. tadejm 7843d 21h /ethmac/trunk/bench/verilog/
227 Changed BIST scan signals. tadejm 7870d 17h /ethmac/trunk/bench/verilog/
223 Some code changed due to bug fixes. tadejm 7870d 20h /ethmac/trunk/bench/verilog/
216 Bist signals added. mohor 7877d 21h /ethmac/trunk/bench/verilog/
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.		 tadejm 7879d 21h /ethmac/trunk/bench/verilog/
194 Full duplex tests modified and testbench bug repaired. tadej 7898d 20h /ethmac/trunk/bench/verilog/
192 Some additional reports added tadej 7900d 16h /ethmac/trunk/bench/verilog/
191 Bug repaired in eth_phy device tadej 7900d 16h /ethmac/trunk/bench/verilog/
189 Simple testbench that includes eth_cop, eth_host and eth_memory modules.
This testbench is used for testing the whole environment. Use tb_ethernet
testbench for testing just the ethernet MAC core (many tests).		 mohor 7900d 18h /ethmac/trunk/bench/verilog/
188 PHY changed. tadej 7901d 14h /ethmac/trunk/bench/verilog/
182 Full duplex test improved. tadej 7902d 16h /ethmac/trunk/bench/verilog/
181 MIIM test look better. mohor 7902d 19h /ethmac/trunk/bench/verilog/
180 Bench outputs data to display every 128 bytes. mohor 7905d 15h /ethmac/trunk/bench/verilog/
179 Beautiful tests merget together mohor 7905d 15h /ethmac/trunk/bench/verilog/
178 Rearanged testcases mohor 7905d 16h /ethmac/trunk/bench/verilog/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.