OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [bench/] [verilog/] - Rev 342

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
342 Added cast to avoid inequality when comparing different data types olof 4823d 02h /ethmac/trunk/bench/verilog/
338 root 5617d 05h /ethmac/trunk/bench/verilog/
335 New directory structure. root 5674d 10h /ethmac/trunk/bench/verilog/
334 Minor fixes for Icarus simulator. igorm 7122d 12h /ethmac/trunk/bench/verilog/
331 Tests for delayed CRC and defer indication added. igorm 7151d 07h /ethmac/trunk/bench/verilog/
318 Latest Ethernet IP core testbench. tadejm 7483d 04h /ethmac/trunk/bench/verilog/
315 Updated testbench. Some more testcases, some repaired. tadejm 7595d 07h /ethmac/trunk/bench/verilog/
302 mbist signals updated according to newest convention markom 7644d 12h /ethmac/trunk/bench/verilog/
299 Artisan RAMs added. mohor 7702d 08h /ethmac/trunk/bench/verilog/
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.		 mohor 7770d 08h /ethmac/trunk/bench/verilog/
281 Tests test_mac_full_duplex_receive 4-7 fixed to proper BD. mohor 7903d 04h /ethmac/trunk/bench/verilog/
279 Underrun test fixed. Many other tests fixed. mohor 7904d 06h /ethmac/trunk/bench/verilog/
274 Backup version. Not fully working. tadejm 7912d 00h /ethmac/trunk/bench/verilog/
267 Full duplex control frames tested. mohor 7968d 04h /ethmac/trunk/bench/verilog/
266 Flow control test almost finished. mohor 7973d 03h /ethmac/trunk/bench/verilog/
263 test_mac_full_duplex_flow_control tests pretty much finished.
TEST 0: INSERT CONTROL FRM. WHILE TRANSMITTING NORMAL
FRM. AT 4 TX BD ( 10Mbps ) finished.
TEST 2: RECEIVE CONTROL FRAMES WITH PASSALL OPTION
TURNED OFF AT ONE RX BD ( 10Mbps ) finished.		 mohor 7973d 18h /ethmac/trunk/bench/verilog/
260 test_mac_full_duplex_flow test 0 finished. Sending the control (PAUSE) frame
finished.		 mohor 7974d 06h /ethmac/trunk/bench/verilog/
254 Temp version. mohor 7976d 00h /ethmac/trunk/bench/verilog/
252 Just some updates. tadejm 7976d 02h /ethmac/trunk/bench/verilog/
243 Late collision is not reported any more. tadejm 7981d 07h /ethmac/trunk/bench/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.