OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [bench/] [verilog/] - Rev 343

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
243 Late collision is not reported any more. tadejm 7838d 07h /ethmac/trunk/bench/verilog/
227 Changed BIST scan signals. tadejm 7865d 03h /ethmac/trunk/bench/verilog/
223 Some code changed due to bug fixes. tadejm 7865d 06h /ethmac/trunk/bench/verilog/
216 Bist signals added. mohor 7872d 07h /ethmac/trunk/bench/verilog/
209 Just back-up; not completed testbench and some testcases are not
wotking properly yet.
tadejm 7874d 07h /ethmac/trunk/bench/verilog/
194 Full duplex tests modified and testbench bug repaired. tadej 7893d 06h /ethmac/trunk/bench/verilog/
192 Some additional reports added tadej 7895d 02h /ethmac/trunk/bench/verilog/
191 Bug repaired in eth_phy device tadej 7895d 02h /ethmac/trunk/bench/verilog/
189 Simple testbench that includes eth_cop, eth_host and eth_memory modules.
This testbench is used for testing the whole environment. Use tb_ethernet
testbench for testing just the ethernet MAC core (many tests).
mohor 7895d 03h /ethmac/trunk/bench/verilog/
188 PHY changed. tadej 7896d 00h /ethmac/trunk/bench/verilog/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.