OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [bench/] [verilog/] - Rev 352

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
348 Added option to dump VCD files olof 4661d 19h /ethmac/trunk/bench/verilog/
346 Updated project location olof 4661d 21h /ethmac/trunk/bench/verilog/
345 Temporarily disable failing tests olof 4661d 23h /ethmac/trunk/bench/verilog/
344 bit 9 in phy control register is self clearing olof 4668d 01h /ethmac/trunk/bench/verilog/
343 Address miss should not be asserted on short frames olof 4671d 21h /ethmac/trunk/bench/verilog/
342 Added cast to avoid inequality when comparing different data types olof 4671d 21h /ethmac/trunk/bench/verilog/
338 root 5466d 00h /ethmac/trunk/bench/verilog/
335 New directory structure. root 5523d 05h /ethmac/trunk/bench/verilog/
334 Minor fixes for Icarus simulator. igorm 6971d 07h /ethmac/trunk/bench/verilog/
331 Tests for delayed CRC and defer indication added. igorm 7000d 02h /ethmac/trunk/bench/verilog/
318 Latest Ethernet IP core testbench. tadejm 7331d 23h /ethmac/trunk/bench/verilog/
315 Updated testbench. Some more testcases, some repaired. tadejm 7444d 02h /ethmac/trunk/bench/verilog/
302 mbist signals updated according to newest convention markom 7493d 07h /ethmac/trunk/bench/verilog/
299 Artisan RAMs added. mohor 7551d 03h /ethmac/trunk/bench/verilog/
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.
mohor 7619d 03h /ethmac/trunk/bench/verilog/
281 Tests test_mac_full_duplex_receive 4-7 fixed to proper BD. mohor 7751d 23h /ethmac/trunk/bench/verilog/
279 Underrun test fixed. Many other tests fixed. mohor 7753d 01h /ethmac/trunk/bench/verilog/
274 Backup version. Not fully working. tadejm 7760d 19h /ethmac/trunk/bench/verilog/
267 Full duplex control frames tested. mohor 7816d 23h /ethmac/trunk/bench/verilog/
266 Flow control test almost finished. mohor 7821d 22h /ethmac/trunk/bench/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.