Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [bench/] [verilog/] - Rev 364


Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
364 Renamed eth_top.v to ethmac.v to fit better into OpenCores structure olof 4722d 01h /ethmac/trunk/bench/verilog
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 4727d 03h /ethmac/trunk/bench/verilog
348 Added option to dump VCD files olof 4744d 02h /ethmac/trunk/bench/verilog
346 Updated project location olof 4744d 04h /ethmac/trunk/bench/verilog
345 Temporarily disable failing tests olof 4744d 06h /ethmac/trunk/bench/verilog
344 bit 9 in phy control register is self clearing olof 4750d 08h /ethmac/trunk/bench/verilog
343 Address miss should not be asserted on short frames olof 4754d 04h /ethmac/trunk/bench/verilog
342 Added cast to avoid inequality when comparing different data types olof 4754d 04h /ethmac/trunk/bench/verilog
338 root 5548d 07h /ethmac/trunk/bench/verilog
335 New directory structure. root 5605d 12h /ethmac/trunk/bench/verilog
334 Minor fixes for Icarus simulator. igorm 7053d 14h /ethmac/trunk/bench/verilog
331 Tests for delayed CRC and defer indication added. igorm 7082d 09h /ethmac/trunk/bench/verilog
318 Latest Ethernet IP core testbench. tadejm 7414d 06h /ethmac/trunk/bench/verilog
315 Updated testbench. Some more testcases, some repaired. tadejm 7526d 09h /ethmac/trunk/bench/verilog
302 mbist signals updated according to newest convention markom 7575d 14h /ethmac/trunk/bench/verilog
299 Artisan RAMs added. mohor 7633d 10h /ethmac/trunk/bench/verilog
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.
mohor 7701d 10h /ethmac/trunk/bench/verilog
281 Tests test_mac_full_duplex_receive 4-7 fixed to proper BD. mohor 7834d 06h /ethmac/trunk/bench/verilog
279 Underrun test fixed. Many other tests fixed. mohor 7835d 08h /ethmac/trunk/bench/verilog
274 Backup version. Not fully working. tadejm 7843d 02h /ethmac/trunk/bench/verilog

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.