OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [bench/] [verilog/] [tb_ethernet.v] - Rev 170

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
170 Headers changed. mohor 7943d 15h /ethmac/trunk/bench/verilog/tb_ethernet.v
169 New testbench. Thanks to Tadej M - "The Spammer". mohor 7943d 16h /ethmac/trunk/bench/verilog/tb_ethernet.v
158 Typo fixed. mohor 7948d 12h /ethmac/trunk/bench/verilog/tb_ethernet.v
156 Valid testbench. mohor 7950d 17h /ethmac/trunk/bench/verilog/tb_ethernet.v
121 gsr added for use when ETH_XILINX_RAMB4 define is set. mohor 7995d 11h /ethmac/trunk/bench/verilog/tb_ethernet.v
117 Clock mrx_clk set to 2.5 MHz. mohor 7999d 14h /ethmac/trunk/bench/verilog/tb_ethernet.v
116 Testing environment also includes traffic cop, memory interface and host
interface.
mohor 7999d 14h /ethmac/trunk/bench/verilog/tb_ethernet.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.