OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [bench/] [verilog/] [tb_ethernet_with_cop.v] - Rev 345

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
338 root 4156d 02h /ethmac/trunk/bench/verilog/tb_ethernet_with_cop.v
335 New directory structure. root 4213d 07h /ethmac/trunk/bench/verilog/tb_ethernet_with_cop.v
302 mbist signals updated according to newest convention markom 6183d 10h /ethmac/trunk/bench/verilog/tb_ethernet_with_cop.v
299 Artisan RAMs added. mohor 6241d 05h /ethmac/trunk/bench/verilog/tb_ethernet_with_cop.v
227 Changed BIST scan signals. tadejm 6547d 00h /ethmac/trunk/bench/verilog/tb_ethernet_with_cop.v
216 Bist signals added. mohor 6554d 04h /ethmac/trunk/bench/verilog/tb_ethernet_with_cop.v
189 Simple testbench that includes eth_cop, eth_host and eth_memory modules.
This testbench is used for testing the whole environment. Use tb_ethernet
testbench for testing just the ethernet MAC core (many tests).
mohor 6577d 01h /ethmac/trunk/bench/verilog/tb_ethernet_with_cop.v

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.