OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [bench/] [verilog/] [tb_ethernet_with_cop.v] - Rev 364

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
364 Renamed eth_top.v to ethmac.v to fit better into OpenCores structure olof 3570d 01h /ethmac/trunk/bench/verilog/tb_ethernet_with_cop.v
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 3575d 03h /ethmac/trunk/bench/verilog/tb_ethernet_with_cop.v
346 Updated project location olof 3592d 04h /ethmac/trunk/bench/verilog/tb_ethernet_with_cop.v
338 root 4396d 07h /ethmac/trunk/bench/verilog/tb_ethernet_with_cop.v
335 New directory structure. root 4453d 12h /ethmac/trunk/bench/verilog/tb_ethernet_with_cop.v
302 mbist signals updated according to newest convention markom 6423d 14h /ethmac/trunk/bench/verilog/tb_ethernet_with_cop.v
299 Artisan RAMs added. mohor 6481d 10h /ethmac/trunk/bench/verilog/tb_ethernet_with_cop.v
227 Changed BIST scan signals. tadejm 6787d 05h /ethmac/trunk/bench/verilog/tb_ethernet_with_cop.v
216 Bist signals added. mohor 6794d 09h /ethmac/trunk/bench/verilog/tb_ethernet_with_cop.v
189 Simple testbench that includes eth_cop, eth_host and eth_memory modules.
This testbench is used for testing the whole environment. Use tb_ethernet
testbench for testing just the ethernet MAC core (many tests).
mohor 6817d 05h /ethmac/trunk/bench/verilog/tb_ethernet_with_cop.v

powered by: WebSVN 2.1.0

© copyright 1999-2021 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.