OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] - Rev 21

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
21 Status signals changed, Adress decoding changed, interrupt controller
added.
mohor 8304d 09h /ethmac/trunk/rtl/
20 Defines changed (All precede with ETH_). Small changes because some
tools generate warnings when two operands are together. Synchronization
between two clocks domains in eth_wishbonedma.v is changed (due to ASIC
demands).
mohor 8328d 06h /ethmac/trunk/rtl/
18 Few little NCSIM warnings fixed. mohor 8341d 07h /ethmac/trunk/rtl/
17 Signal names changed on the top level for easier pad insertion (ASIC). mohor 8368d 07h /ethmac/trunk/rtl/
16 "else" was missing within the always block in file eth_wishbonedma.v. mohor 8375d 13h /ethmac/trunk/rtl/
15 A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex).
Include files fixed to contain no path.
File names and module names changed ta have a eth_ prologue in the name.
File eth_timescale.v is used to define timescale
All pin names on the top module are changed to contain _I, _O or _OE at the end.
Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O
and Mdo_OE. The bidirectional signal must be created on the top level. This
is done due to the ASIC tools.
mohor 8377d 07h /ethmac/trunk/rtl/
14 Unconnected signals are now connected. mohor 8381d 12h /ethmac/trunk/rtl/
10 Directory structure changed. Files checked and joind together. mohor 8384d 00h /ethmac/trunk/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.