Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] - Rev 218


Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
218 Typo error fixed. (When using Bist) mohor 7924d 06h /ethmac/trunk/rtl/
214 Signals for WISHBONE B3 compliant interface added. mohor 7925d 02h /ethmac/trunk/rtl/
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.
mohor 7925d 02h /ethmac/trunk/rtl/
212 Minor $display change. mohor 7925d 02h /ethmac/trunk/rtl/
211 Bist added. mohor 7925d 03h /ethmac/trunk/rtl/
210 BIST added. mohor 7925d 03h /ethmac/trunk/rtl/
204 ETH_VIRTUAL_SILICON_RAM supported (for ASIC implementation). mohor 7942d 01h /ethmac/trunk/rtl/
203 Virtual Silicon RAM might be used in the ASIC implementation of the ethernet
mohor 7942d 01h /ethmac/trunk/rtl/
202 CsMiss added. When address between 0x800 and 0xfff is accessed within
Ethernet Core, error acknowledge is generated.
mohor 7945d 02h /ethmac/trunk/rtl/
168 CarrierSenseLost bug fixed when operating in full duplex mode. mohor 7953d 04h /ethmac/trunk/rtl/
167 Sometimes both RxB_IRQ and RxE_IRQ were activated. Bug fixed. mohor 7954d 05h /ethmac/trunk/rtl/
166 Reception is possible after RxPointer is read and not after BD is read. For
that reason RxBDReady is changed to RxReady.
Busy_IRQ interrupt connected. When there is no RxBD ready and frame
comes, interrupt is generated.
mohor 7955d 05h /ethmac/trunk/rtl/
165 HASH improvement needed. mohor 7955d 08h /ethmac/trunk/rtl/
164 Ethernet debug registers removed. mohor 7955d 09h /ethmac/trunk/rtl/
161 Error acknowledge is generated when accessing BDs and RST bit in the
MODER register (r_Rst) is set.
mohor 7956d 06h /ethmac/trunk/rtl/
160 error acknowledge cycle termination added to display. mohor 7956d 06h /ethmac/trunk/rtl/
159 Async reset for WB_ACK_O removed (when core was in reset, it was
impossible to access BDs).
RxPointers and TxPointers names changed to be more descriptive.
TxUnderRun synchronized.
mohor 7957d 03h /ethmac/trunk/rtl/
150 Debug registers reg1, 2, 3, 4 connected. Synchronization of many signals
changed (bugs fixed). Access to un-alligned buffers fixed. RxAbort signal
was not used OK.
mohor 7961d 00h /ethmac/trunk/rtl/
149 Signals related to the control frames connected. Debug registers reg1, 2, 3, 4
mohor 7961d 00h /ethmac/trunk/rtl/
148 Bug when last byte of destination address was not checked fixed. mohor 7961d 00h /ethmac/trunk/rtl/
147 ETH_TXCTRL and ETH_RXCTRL registers added. Interrupts related to
the control frames connected.
mohor 7961d 01h /ethmac/trunk/rtl/
146 CarrierSenseLost status is not set when working in loopback mode. mohor 7961d 01h /ethmac/trunk/rtl/
145 Defines for control registers added (ETH_TXCTRL and ETH_RXCTRL). mohor 7961d 01h /ethmac/trunk/rtl/
143 Only values smaller or equal to 0x80 can be written to TX_BD_NUM register.
r_TxEn and r_RxEn depend on the limit values of the TX_BD_NUMOut.
mohor 7977d 03h /ethmac/trunk/rtl/
141 Syntax error fixed. mohor 7979d 21h /ethmac/trunk/rtl/
140 Syntax error fixed. mohor 7979d 21h /ethmac/trunk/rtl/
139 Synchronous reset added to all registers. Defines used for width. r_MiiMRst
changed from bit position 10 to 9.
mohor 7979d 21h /ethmac/trunk/rtl/
138 Synchronous reset added. mohor 7979d 21h /ethmac/trunk/rtl/
137 Defines for register width added. mii_rst signal in MIIMODER register
mohor 7979d 21h /ethmac/trunk/rtl/
136 Parameter ResetValue changed to capital letters. mohor 7980d 07h /ethmac/trunk/rtl/

powered by: WebSVN 2.1.0

© copyright 1999-2024, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.