OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] - Rev 248

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
248 wb_rst_i is used for MIIM reset. mohor 8481d 10h /ethmac/trunk/rtl/
246 Since r_Rst bit is not used any more, default value is changed to 0xa000. mohor 8484d 13h /ethmac/trunk/rtl/
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 8485d 09h /ethmac/trunk/rtl/
242 Late collision is reported only when not in the full duplex.
Sample is taken (for status) as soon as MRxDV is not valid (regardless
of the received byte cnt).		 tadejm 8486d 05h /ethmac/trunk/rtl/
241 StartIdle state changed (not important the size of the packet).
StartData1 activates only while ByteCnt is smaller than the MaxFrame.		 tadejm 8486d 05h /ethmac/trunk/rtl/
240 All modules are reset with wb_rst instead of the r_Rst. Exception is MII module. tadejm 8486d 05h /ethmac/trunk/rtl/
239 RxError is not generated when small frame reception is enabled and small
frames are received.		 tadejm 8486d 05h /ethmac/trunk/rtl/
238 Defines fixed to use generic RAM by default. mohor 8498d 09h /ethmac/trunk/rtl/
236 State machine goes from idle to the defer state when CarrierSense is 1. FCS (CRC appending) fixed to check the CrcEn bit also when padding is necessery. mohor 8500d 15h /ethmac/trunk/rtl/
232 fpga define added. mohor 8506d 09h /ethmac/trunk/rtl/
229 case changed to casex. mohor 8512d 07h /ethmac/trunk/rtl/
227 Changed BIST scan signals. tadejm 8512d 11h /ethmac/trunk/rtl/
226 Igor added WB burst support and repaired BUG when handling TX under-run and retry. tadejm 8512d 12h /ethmac/trunk/rtl/
221 TxStatus is written after last access to the TX fifo is finished (in case of abort
or retry). TxDone is fixed.		 mohor 8516d 12h /ethmac/trunk/rtl/
219 txfifo_cnt and rxfifo_cnt counters width is defined in the eth_define.v file,
TxDone and TxRetry are generated after the current WISHBONE access is
finished.		 mohor 8519d 12h /ethmac/trunk/rtl/
218 Typo error fixed. (When using Bist) mohor 8519d 14h /ethmac/trunk/rtl/
214 Signals for WISHBONE B3 compliant interface added. mohor 8520d 11h /ethmac/trunk/rtl/
213 Defines changed to have ETH_ prolog.
ETH_WISHBONE_B# define added.		 mohor 8520d 11h /ethmac/trunk/rtl/
212 Minor $display change. mohor 8520d 11h /ethmac/trunk/rtl/
211 Bist added. mohor 8520d 11h /ethmac/trunk/rtl/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2026 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.