OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] - Rev 345

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4689d 22h /ethmac/trunk/rtl
338 root 5484d 00h /ethmac/trunk/rtl
335 New directory structure. root 5541d 06h /ethmac/trunk/rtl
333 Some small fixes + some troubles fixed. igorm 6989d 19h /ethmac/trunk/rtl
332 Case statement improved for synthesys. igorm 7003d 01h /ethmac/trunk/rtl
330 Warning fixes. igorm 7018d 03h /ethmac/trunk/rtl
329 Defer indication fixed. igorm 7018d 04h /ethmac/trunk/rtl
328 Delayed CRC fixed. igorm 7018d 04h /ethmac/trunk/rtl
327 Defer indication fixed. igorm 7018d 04h /ethmac/trunk/rtl
326 Delayed CRC fixed. igorm 7018d 05h /ethmac/trunk/rtl
325 Defer indication fixed. igorm 7018d 05h /ethmac/trunk/rtl
323 Accidently deleted line put back. igorm 7315d 05h /ethmac/trunk/rtl
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries		 igorm 7319d 00h /ethmac/trunk/rtl
320 TX_BD_NUM_Wr error fixed. Error was entered with the last check-in. igorm 7319d 04h /ethmac/trunk/rtl
317 Multicast detection fixed. Only the LSB of the first byte is checked. igorm 7359d 06h /ethmac/trunk/rtl
312 Corrected address mismatch for xilinx RAMB4_S8 model which has wider address than RAMB4_S16. tadejm 7462d 03h /ethmac/trunk/rtl
306 Lapsus fixed (!we -> ~we). simons 7463d 01h /ethmac/trunk/rtl
304 WISHBONE slave changed and tested from only 32-bit accesss to byte access. tadejm 7484d 21h /ethmac/trunk/rtl
302 mbist signals updated according to newest convention markom 7511d 08h /ethmac/trunk/rtl
301 Update RxEnSync only when mrxdv_pad_i is inactive (LOW). knguyen 7522d 00h /ethmac/trunk/rtl
297 Artisan ram instance added. simons 7574d 23h /ethmac/trunk/rtl
288 This file was not part of the RTL before, but it should be here. simons 7611d 01h /ethmac/trunk/rtl
286 Define file in eth_cop.v is changed to eth_defines.v. Some defines were
moved from tb_eth_defines.v to eth_defines.v.		 mohor 7637d 04h /ethmac/trunk/rtl
285 Binary operator used instead of unary (xnor). mohor 7637d 04h /ethmac/trunk/rtl
284 Busy was set 2 cycles too late. Reported by Dennis Scott. mohor 7665d 05h /ethmac/trunk/rtl
283 RxBDAddress was updated also when value to r_TxBDNum was written with
greater value than allowed.		 mohor 7692d 23h /ethmac/trunk/rtl
280 Reset has priority in some flipflops. mohor 7771d 01h /ethmac/trunk/rtl
278 A new bug (entered with previous update) fixed. When abort occured sometimes
data transmission was blocked.		 mohor 7771d 02h /ethmac/trunk/rtl
277 When padding was enabled and crc disabled, frame was not ended correctly. mohor 7771d 02h /ethmac/trunk/rtl
276 Defer indication changed. tadejm 7771d 02h /ethmac/trunk/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.