OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] - Rev 110

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
110 m_wb_cyc_o signal released after every single transfer. mohor 8017d 10h /ethmac/trunk/rtl/verilog/
109 Comment removed. mohor 8017d 10h /ethmac/trunk/rtl/verilog/
106 Outputs registered. Reset changed for eth_wishbone module. mohor 8084d 20h /ethmac/trunk/rtl/verilog/
105 Compiler directives added. Tx and Rx fifo size incremented. A "late collision"
bug fixed.
mohor 8093d 21h /ethmac/trunk/rtl/verilog/
104 FCS should not be included in NibbleMinFl. mohor 8095d 15h /ethmac/trunk/rtl/verilog/
103 Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is
selected in eth_defines.v
mohor 8095d 16h /ethmac/trunk/rtl/verilog/
102 Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled
or not.
mohor 8095d 16h /ethmac/trunk/rtl/verilog/
101 Short frame and ReceivedLengthOK were not detected correctly. mohor 8095d 16h /ethmac/trunk/rtl/verilog/
100 Generic ram or Xilinx ram can be used in fifo (selectable by setting
ETH_FIFO_XILINX in eth_defines.v).
mohor 8095d 17h /ethmac/trunk/rtl/verilog/
97 Small typo fixed. lampret 8119d 14h /ethmac/trunk/rtl/verilog/
96 Any address can be used for Tx and Rx BD pointers. Address does not need
to be aligned.
mohor 8123d 14h /ethmac/trunk/rtl/verilog/
95 md_padoen_o changed to md_padoe_o. Signal was always active high, just
name was incorrect.
mohor 8123d 17h /ethmac/trunk/rtl/verilog/
94 When clear and read/write are active at the same time, cnt and pointers are
set to 1.
mohor 8123d 17h /ethmac/trunk/rtl/verilog/
93 When in promiscous mode some frames were not received correctly. Fixed. mohor 8128d 15h /ethmac/trunk/rtl/verilog/
92 Some defines that are used in testbench only were moved to tb_eth_defines.v
file.
mohor 8129d 17h /ethmac/trunk/rtl/verilog/
91 Comments in Slovene language removed. mohor 8129d 17h /ethmac/trunk/rtl/verilog/
90 casex changed with case, fifo reset changed. mohor 8129d 18h /ethmac/trunk/rtl/verilog/
88 rx_fifo was not always cleared ok. Fixed. mohor 8139d 14h /ethmac/trunk/rtl/verilog/
87 Status was not latched correctly sometimes. Fixed. mohor 8139d 16h /ethmac/trunk/rtl/verilog/
86 Big Endian problem when sending frames fixed. mohor 8140d 23h /ethmac/trunk/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.