URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] - Rev 131

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
131	LinkFail signal was not latching appropriate bit.	mohor	7927d 19h	/ethmac/trunk/rtl/verilog/
129	Traffic cop with 2 wishbone master interfaces and 2 wishbona slave interfaces: - Host connects to the master interface - Ethernet master (DMA) connects to the second master interface - Memory interface connects to the slave interface - Ethernet slave interface (access to registers and BDs) connects to second slave interface	mohor	7927d 20h	/ethmac/trunk/rtl/verilog/
127	WriteRxDataToMemory signal changed so end of frame (when last word is written to fifo) is changed.	mohor	7947d 19h	/ethmac/trunk/rtl/verilog/
126	InvalidSymbol generation changed.	mohor	7947d 19h	/ethmac/trunk/rtl/verilog/
125	RxAbort changed. Packets received with MRxErr (from PHY) are also aborted.	mohor	7947d 19h	/ethmac/trunk/rtl/verilog/
122	ethernet spram added. So far a generic ram and xilinx RAMB4 are used.	mohor	7949d 21h	/ethmac/trunk/rtl/verilog/
120	Unused files removed.	mohor	7949d 22h	/ethmac/trunk/rtl/verilog/
119	Ram , used for BDs changed from generic_spram to eth_spram_256x32.	mohor	7949d 22h	/ethmac/trunk/rtl/verilog/
118	ShiftEnded synchronization changed.	mohor	7953d 12h	/ethmac/trunk/rtl/verilog/
115	RxBDAddress takes `ETH_TX_BD_NUM_DEF value after reset.	mohor	7954d 21h	/ethmac/trunk/rtl/verilog/
114	EXTERNAL_DMA removed. External DMA not supported.	mohor	7955d 18h	/ethmac/trunk/rtl/verilog/
113	RxPointer bug fixed.	mohor	7962d 10h	/ethmac/trunk/rtl/verilog/
112	Previous bug wasn't succesfully removed. Now fixed.	mohor	7963d 00h	/ethmac/trunk/rtl/verilog/
111	Master state machine had a bug when switching from master write to master read.	mohor	7963d 13h	/ethmac/trunk/rtl/verilog/
110	m_wb_cyc_o signal released after every single transfer.	mohor	7963d 16h	/ethmac/trunk/rtl/verilog/
109	Comment removed.	mohor	7963d 17h	/ethmac/trunk/rtl/verilog/
106	Outputs registered. Reset changed for eth_wishbone module.	mohor	8031d 03h	/ethmac/trunk/rtl/verilog/
105	Compiler directives added. Tx and Rx fifo size incremented. A "late collision" bug fixed.	mohor	8040d 04h	/ethmac/trunk/rtl/verilog/
104	FCS should not be included in NibbleMinFl.	mohor	8041d 22h	/ethmac/trunk/rtl/verilog/
103	Wishbone signals are registered when ETH_REGISTERED_OUTPUTS is selected in eth_defines.v	mohor	8041d 23h	/ethmac/trunk/rtl/verilog/
102	Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled or not.	mohor	8041d 23h	/ethmac/trunk/rtl/verilog/
101	Short frame and ReceivedLengthOK were not detected correctly.	mohor	8041d 23h	/ethmac/trunk/rtl/verilog/
100	Generic ram or Xilinx ram can be used in fifo (selectable by setting ETH_FIFO_XILINX in eth_defines.v).	mohor	8041d 23h	/ethmac/trunk/rtl/verilog/
97	Small typo fixed.	lampret	8065d 21h	/ethmac/trunk/rtl/verilog/
96	Any address can be used for Tx and Rx BD pointers. Address does not need to be aligned.	mohor	8069d 21h	/ethmac/trunk/rtl/verilog/
95	md_padoen_o changed to md_padoe_o. Signal was always active high, just name was incorrect.	mohor	8070d 00h	/ethmac/trunk/rtl/verilog/
94	When clear and read/write are active at the same time, cnt and pointers are set to 1.	mohor	8070d 00h	/ethmac/trunk/rtl/verilog/
93	When in promiscous mode some frames were not received correctly. Fixed.	mohor	8074d 22h	/ethmac/trunk/rtl/verilog/
92	Some defines that are used in testbench only were moved to tb_eth_defines.v file.	mohor	8076d 00h	/ethmac/trunk/rtl/verilog/
91	Comments in Slovene language removed.	mohor	8076d 00h	/ethmac/trunk/rtl/verilog/

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] - Rev 131

Filtering Options