OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] - Rev 327

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
277 When padding was enabled and crc disabled, frame was not ended correctly. mohor 7765d 12h /ethmac/trunk/rtl/verilog/
276 Defer indication changed. tadejm 7765d 12h /ethmac/trunk/rtl/verilog/
275 Fix MTxErr or prevent sending too big frames. mohor 7772d 16h /ethmac/trunk/rtl/verilog/
272 When control packets were received, they were ignored in some cases. tadejm 7773d 12h /ethmac/trunk/rtl/verilog/
270 When receiving normal data frame and RxFlow control was switched on, RXB
interrupt was not set.
mohor 7774d 13h /ethmac/trunk/rtl/verilog/
269 When in full duplex, transmit was sometimes blocked. Fixed. mohor 7775d 14h /ethmac/trunk/rtl/verilog/
264 Registers RxStatusWrite_rck and RxStatusWriteLatched were not used
anywhere. Removed.
mohor 7834d 12h /ethmac/trunk/rtl/verilog/
261 Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort
synchronized.
mohor 7835d 00h /ethmac/trunk/rtl/verilog/
259 In loopback rx_clk is not looped back. Possible CRC error. Consider if usage
of additional logic is necessery (FIFO for looping the data).
mohor 7836d 01h /ethmac/trunk/rtl/verilog/
257 When TxUsedData and CtrlMux occur at the same time, byte counter needs
to be incremented by 2. Signal IncrementByteCntBy2 added for that reason.
mohor 7836d 01h /ethmac/trunk/rtl/verilog/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.