OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] - Rev 358

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
358 Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version olof 3979d 02h /ethmac/trunk/rtl/verilog/
357 Bit width, assignment and white space fixes by Julius Baxter, inherited from ORPSoC olof 3979d 02h /ethmac/trunk/rtl/verilog/
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 3979d 04h /ethmac/trunk/rtl/verilog/
355 Import Julius Baxter's verilator hints from ORPSoC olof 3979d 05h /ethmac/trunk/rtl/verilog/
354 Whitespace cleanup olof 3979d 05h /ethmac/trunk/rtl/verilog/
353 Inherit fixes for bit width of constants from ORPSoC olof 3981d 07h /ethmac/trunk/rtl/verilog/
352 Removed delayed assignments from rtl code olof 3985d 12h /ethmac/trunk/rtl/verilog/
351 Turn defines into parameters in eth_cop olof 3994d 02h /ethmac/trunk/rtl/verilog/
350 Turn M[1-2]_ADDRESSED_S[1-2] defines into wires olof 3994d 03h /ethmac/trunk/rtl/verilog/
349 Make all parameters configurable from top level olof 3995d 03h /ethmac/trunk/rtl/verilog/
346 Updated project location olof 3996d 05h /ethmac/trunk/rtl/verilog/
341 Reset AdressMiss signal on new frames to prevent reporting the old status if new frame is short olof 4006d 05h /ethmac/trunk/rtl/verilog/
338 root 4800d 08h /ethmac/trunk/rtl/verilog/
335 New directory structure. root 4857d 13h /ethmac/trunk/rtl/verilog/
333 Some small fixes + some troubles fixed. igorm 6306d 03h /ethmac/trunk/rtl/verilog/
332 Case statement improved for synthesys. igorm 6319d 08h /ethmac/trunk/rtl/verilog/
330 Warning fixes. igorm 6334d 10h /ethmac/trunk/rtl/verilog/
329 Defer indication fixed. igorm 6334d 11h /ethmac/trunk/rtl/verilog/
328 Delayed CRC fixed. igorm 6334d 11h /ethmac/trunk/rtl/verilog/
327 Defer indication fixed. igorm 6334d 12h /ethmac/trunk/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.