OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] - Rev 77

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
55 Changed that were lost with last update put back to the file. mohor 8131d 21h /ethmac/trunk/rtl/verilog/
54 Addition of new module eth_addrcheck.v billditt 8132d 11h /ethmac/trunk/rtl/verilog/
53 Addition of new module eth_addrcheck.v billditt 8132d 11h /ethmac/trunk/rtl/verilog/
52 Modified for Address Checking,
addition of eth_addrcheck.v
billditt 8132d 12h /ethmac/trunk/rtl/verilog/
50 checks destination address for Unicast, Multicast and Broadcast ops billditt 8132d 13h /ethmac/trunk/rtl/verilog/
48 RxOverRun added to statuses. mohor 8134d 15h /ethmac/trunk/rtl/verilog/
47 HASH0 and HASH1 registers added. Registers address width was
changed to 8 bits.
mohor 8134d 15h /ethmac/trunk/rtl/verilog/
46 HASH0 and HASH1 registers added. mohor 8134d 15h /ethmac/trunk/rtl/verilog/
43 Tx status is written back to the BD. mohor 8135d 23h /ethmac/trunk/rtl/verilog/
42 Rx status is written back to the BD. mohor 8138d 16h /ethmac/trunk/rtl/verilog/

< Prev 1 2

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.