OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] - Rev 91

Rev

Go to most recent revision

Filtering Options

Clear current filter

Rev Log message Author Age Path
91 Comments in Slovene language removed. mohor 7368d 03h /ethmac/trunk/rtl/verilog/
90 casex changed with case, fifo reset changed. mohor 7368d 03h /ethmac/trunk/rtl/verilog/
88 rx_fifo was not always cleared ok. Fixed. mohor 7378d 00h /ethmac/trunk/rtl/verilog/
87 Status was not latched correctly sometimes. Fixed. mohor 7378d 02h /ethmac/trunk/rtl/verilog/
86 Big Endian problem when sending frames fixed. mohor 7379d 09h /ethmac/trunk/rtl/verilog/
85 Log info was missing. mohor 7384d 19h /ethmac/trunk/rtl/verilog/
84 LinkFail signal was not latching appropriate bit. mohor 7384d 19h /ethmac/trunk/rtl/verilog/
83 MAC address recognition was not correct (bytes swaped). mohor 7384d 19h /ethmac/trunk/rtl/verilog/
82 Byte ordering changed (Big Endian used). casex changed with case because
Xilinx Foundation had problems. Tested in HW. It WORKS.
mohor 7384d 21h /ethmac/trunk/rtl/verilog/
80 Small fixes for external/internal DMA missmatches. mohor 7388d 23h /ethmac/trunk/rtl/verilog/
79 RetryCntLatched was unused and removed from design mohor 7389d 00h /ethmac/trunk/rtl/verilog/
78 WB_SEL_I was unused and removed from design mohor 7389d 00h /ethmac/trunk/rtl/verilog/
77 Interrupts changed mohor 7389d 00h /ethmac/trunk/rtl/verilog/
76 Interrupts changed in the top file mohor 7389d 00h /ethmac/trunk/rtl/verilog/
75 r_Bro is used for accepting/denying frames mohor 7389d 00h /ethmac/trunk/rtl/verilog/
74 Reset values are passed to registers through parameters mohor 7389d 00h /ethmac/trunk/rtl/verilog/
73 Number of interrupts changed mohor 7389d 00h /ethmac/trunk/rtl/verilog/
72 Retry is not activated when a Tx Underrun occured mohor 7393d 03h /ethmac/trunk/rtl/verilog/
70 Small fixes. mohor 7397d 05h /ethmac/trunk/rtl/verilog/
69 Define missmatch fixed. mohor 7398d 03h /ethmac/trunk/rtl/verilog/

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2022 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.