Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [eth_clockgen.v] - Rev 353


Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
353 Inherit fixes for bit width of constants from ORPSoC olof 4502d 12h /ethmac/trunk/rtl/verilog/eth_clockgen.v
352 Removed delayed assignments from rtl code olof 4506d 18h /ethmac/trunk/rtl/verilog/eth_clockgen.v
346 Updated project location olof 4517d 11h /ethmac/trunk/rtl/verilog/eth_clockgen.v
338 root 5321d 13h /ethmac/trunk/rtl/verilog/eth_clockgen.v
335 New directory structure. root 5378d 18h /ethmac/trunk/rtl/verilog/eth_clockgen.v
330 Warning fixes. igorm 6855d 15h /ethmac/trunk/rtl/verilog/eth_clockgen.v
37 Link in the header changed. mohor 7980d 18h /ethmac/trunk/rtl/verilog/eth_clockgen.v
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 8076d 19h /ethmac/trunk/rtl/verilog/eth_clockgen.v
15 A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex).
Include files fixed to contain no path.
File names and module names changed ta have a eth_ prologue in the name.
File eth_timescale.v is used to define timescale
All pin names on the top module are changed to contain _I, _O or _OE at the end.
Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O
and Mdo_OE. The bidirectional signal must be created on the top level. This
is done due to the ASIC tools.
mohor 8150d 14h /ethmac/trunk/rtl/verilog/eth_clockgen.v

powered by: WebSVN 2.1.0

© copyright 1999-2023, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.