URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [eth_maccontrol.v] - Rev 256

Rev	Log message	Author	Age	Path
256	TxDone and TxAbort changed so they're not propagated to the wishbone module when control frame is transmitted.	mohor	7834d 19h	/ethmac/trunk/rtl/verilog/eth_maccontrol.v
251	When control frame (PAUSE) was sent, status was written in the eth_wishbone module and both TXB and TXC interrupts were set. Fixed. Only TXC interrupt is set.	mohor	7836d 02h	/ethmac/trunk/rtl/verilog/eth_maccontrol.v
37	Link in the header changed.	mohor	8136d 09h	/ethmac/trunk/rtl/verilog/eth_maccontrol.v
22	eth_timescale.v changed to timescale.v This is done because of the simulation of the few cores in a one joined project.	mohor	8232d 11h	/ethmac/trunk/rtl/verilog/eth_maccontrol.v
15	A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex). Include files fixed to contain no path. File names and module names changed ta have a eth_ prologue in the name. File eth_timescale.v is used to define timescale All pin names on the top module are changed to contain _I, _O or _OE at the end. Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O and Mdo_OE. The bidirectional signal must be created on the top level. This is done due to the ASIC tools.	mohor	8306d 05h	/ethmac/trunk/rtl/verilog/eth_maccontrol.v