Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [eth_register.v] - Rev 346


Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
346 Updated project location olof 4606d 13h /ethmac/trunk/rtl/verilog/eth_register.v
338 root 5410d 15h /ethmac/trunk/rtl/verilog/eth_register.v
335 New directory structure. root 5467d 21h /ethmac/trunk/rtl/verilog/eth_register.v
138 Synchronous reset added. mohor 7864d 09h /ethmac/trunk/rtl/verilog/eth_register.v
136 Parameter ResetValue changed to capital letters. mohor 7864d 18h /ethmac/trunk/rtl/verilog/eth_register.v
74 Reset values are passed to registers through parameters mohor 8035d 14h /ethmac/trunk/rtl/verilog/eth_register.v
37 Link in the header changed. mohor 8069d 20h /ethmac/trunk/rtl/verilog/eth_register.v
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 8165d 22h /ethmac/trunk/rtl/verilog/eth_register.v
15 A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex).
Include files fixed to contain no path.
File names and module names changed ta have a eth_ prologue in the name.
File eth_timescale.v is used to define timescale
All pin names on the top module are changed to contain _I, _O or _OE at the end.
Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O
and Mdo_OE. The bidirectional signal must be created on the top level. This
is done due to the ASIC tools.
mohor 8239d 16h /ethmac/trunk/rtl/verilog/eth_register.v

powered by: WebSVN 2.1.0

© copyright 1999-2024, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.