OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [eth_registers.v] - Rev 346

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
346 Updated project location olof 4889d 06h /ethmac/trunk/rtl/verilog/eth_registers.v
338 root 5693d 08h /ethmac/trunk/rtl/verilog/eth_registers.v
335 New directory structure. root 5750d 13h /ethmac/trunk/rtl/verilog/eth_registers.v
333 Some small fixes + some troubles fixed. igorm 7199d 03h /ethmac/trunk/rtl/verilog/eth_registers.v
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries
igorm 7528d 08h /ethmac/trunk/rtl/verilog/eth_registers.v
320 TX_BD_NUM_Wr error fixed. Error was entered with the last check-in. igorm 7528d 12h /ethmac/trunk/rtl/verilog/eth_registers.v
304 WISHBONE slave changed and tested from only 32-bit accesss to byte access. tadejm 7694d 05h /ethmac/trunk/rtl/verilog/eth_registers.v
283 RxBDAddress was updated also when value to r_TxBDNum was written with
greater value than allowed.
mohor 7902d 07h /ethmac/trunk/rtl/verilog/eth_registers.v
261 Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort
synchronized.
mohor 8049d 21h /ethmac/trunk/rtl/verilog/eth_registers.v
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 8052d 05h /ethmac/trunk/rtl/verilog/eth_registers.v
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 8057d 05h /ethmac/trunk/rtl/verilog/eth_registers.v
164 Ethernet debug registers removed. mohor 8122d 13h /ethmac/trunk/rtl/verilog/eth_registers.v
147 ETH_TXCTRL and ETH_RXCTRL registers added. Interrupts related to
the control frames connected.
mohor 8128d 05h /ethmac/trunk/rtl/verilog/eth_registers.v
143 Only values smaller or equal to 0x80 can be written to TX_BD_NUM register.
r_TxEn and r_RxEn depend on the limit values of the TX_BD_NUMOut.
mohor 8144d 07h /ethmac/trunk/rtl/verilog/eth_registers.v
141 Syntax error fixed. mohor 8147d 01h /ethmac/trunk/rtl/verilog/eth_registers.v
140 Syntax error fixed. mohor 8147d 01h /ethmac/trunk/rtl/verilog/eth_registers.v
139 Synchronous reset added to all registers. Defines used for width. r_MiiMRst
changed from bit position 10 to 9.
mohor 8147d 01h /ethmac/trunk/rtl/verilog/eth_registers.v
132 LinkFailRegister is reflecting the status of the PHY's link fail status bit. mohor 8149d 05h /ethmac/trunk/rtl/verilog/eth_registers.v
102 Interrupts are visible in the ETH_INT_SOURCE regardless if they are enabled
or not.
mohor 8263d 09h /ethmac/trunk/rtl/verilog/eth_registers.v
74 Reset values are passed to registers through parameters mohor 8318d 07h /ethmac/trunk/rtl/verilog/eth_registers.v
69 Define missmatch fixed. mohor 8327d 10h /ethmac/trunk/rtl/verilog/eth_registers.v
68 Registered trimmed. Unused registers removed. mohor 8328d 09h /ethmac/trunk/rtl/verilog/eth_registers.v
56 File format fixed a bit. mohor 8329d 12h /ethmac/trunk/rtl/verilog/eth_registers.v
52 Modified for Address Checking,
addition of eth_addrcheck.v
billditt 8330d 03h /ethmac/trunk/rtl/verilog/eth_registers.v
46 HASH0 and HASH1 registers added. mohor 8332d 06h /ethmac/trunk/rtl/verilog/eth_registers.v
37 Link in the header changed. mohor 8352d 13h /ethmac/trunk/rtl/verilog/eth_registers.v
34 RX_BD_NUM changed to TX_BD_NUM (holds number of TX descriptors
instead of the number of RX descriptors).
mohor 8401d 08h /ethmac/trunk/rtl/verilog/eth_registers.v
32 ETH_RX_BD_ADR register deleted. ETH_RX_BD_NUM is used instead. mohor 8401d 13h /ethmac/trunk/rtl/verilog/eth_registers.v
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 8448d 15h /ethmac/trunk/rtl/verilog/eth_registers.v
21 Status signals changed, Adress decoding changed, interrupt controller
added.
mohor 8449d 11h /ethmac/trunk/rtl/verilog/eth_registers.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.