OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [eth_registers.v] - Rev 356

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
356 Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure olof 3401d 00h /ethmac/trunk/rtl/verilog/eth_registers.v
354 Whitespace cleanup olof 3401d 01h /ethmac/trunk/rtl/verilog/eth_registers.v
352 Removed delayed assignments from rtl code olof 3407d 08h /ethmac/trunk/rtl/verilog/eth_registers.v
346 Updated project location olof 3418d 01h /ethmac/trunk/rtl/verilog/eth_registers.v
338 root 4222d 04h /ethmac/trunk/rtl/verilog/eth_registers.v
335 New directory structure. root 4279d 09h /ethmac/trunk/rtl/verilog/eth_registers.v
333 Some small fixes + some troubles fixed. igorm 5727d 23h /ethmac/trunk/rtl/verilog/eth_registers.v
321 - Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the
previous update of the core.
- TxBDAddress is set to 0 after the TX is enabled in the MODER register.
- RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER
register. (thanks to Mathias and Torbjorn)
- Multicast reception was fixed. Thanks to Ulrich Gries
igorm 6057d 03h /ethmac/trunk/rtl/verilog/eth_registers.v
320 TX_BD_NUM_Wr error fixed. Error was entered with the last check-in. igorm 6057d 07h /ethmac/trunk/rtl/verilog/eth_registers.v
304 WISHBONE slave changed and tested from only 32-bit accesss to byte access. tadejm 6223d 00h /ethmac/trunk/rtl/verilog/eth_registers.v
283 RxBDAddress was updated also when value to r_TxBDNum was written with
greater value than allowed.
mohor 6431d 02h /ethmac/trunk/rtl/verilog/eth_registers.v
261 Rx Flow control fixed. CF flag added to the RX buffer descriptor. RxAbort
synchronized.
mohor 6578d 17h /ethmac/trunk/rtl/verilog/eth_registers.v
253 r_MiiMRst is not used for resetting the MIIM module. wb_rst used instead. mohor 6581d 01h /ethmac/trunk/rtl/verilog/eth_registers.v
244 r_Rst signal does not reset any module any more and is removed from the design. mohor 6586d 00h /ethmac/trunk/rtl/verilog/eth_registers.v
164 Ethernet debug registers removed. mohor 6651d 08h /ethmac/trunk/rtl/verilog/eth_registers.v
147 ETH_TXCTRL and ETH_RXCTRL registers added. Interrupts related to
the control frames connected.
mohor 6657d 00h /ethmac/trunk/rtl/verilog/eth_registers.v
143 Only values smaller or equal to 0x80 can be written to TX_BD_NUM register.
r_TxEn and r_RxEn depend on the limit values of the TX_BD_NUMOut.
mohor 6673d 03h /ethmac/trunk/rtl/verilog/eth_registers.v
141 Syntax error fixed. mohor 6675d 20h /ethmac/trunk/rtl/verilog/eth_registers.v
140 Syntax error fixed. mohor 6675d 20h /ethmac/trunk/rtl/verilog/eth_registers.v
139 Synchronous reset added to all registers. Defines used for width. r_MiiMRst
changed from bit position 10 to 9.
mohor 6675d 21h /ethmac/trunk/rtl/verilog/eth_registers.v

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2020 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.