Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [eth_shiftreg.v] - Rev 355


Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
355 Import Julius Baxter's verilator hints from ORPSoC olof 3776d 20h /ethmac/trunk/rtl/verilog/eth_shiftreg.v
352 Removed delayed assignments from rtl code olof 3783d 03h /ethmac/trunk/rtl/verilog/eth_shiftreg.v
346 Updated project location olof 3793d 20h /ethmac/trunk/rtl/verilog/eth_shiftreg.v
338 root 4597d 23h /ethmac/trunk/rtl/verilog/eth_shiftreg.v
335 New directory structure. root 4655d 04h /ethmac/trunk/rtl/verilog/eth_shiftreg.v
332 Case statement improved for synthesys. igorm 6116d 23h /ethmac/trunk/rtl/verilog/eth_shiftreg.v
131 LinkFail signal was not latching appropriate bit. mohor 7053d 20h /ethmac/trunk/rtl/verilog/eth_shiftreg.v
84 LinkFail signal was not latching appropriate bit. mohor 7218d 17h /ethmac/trunk/rtl/verilog/eth_shiftreg.v
37 Link in the header changed. mohor 7257d 03h /ethmac/trunk/rtl/verilog/eth_shiftreg.v
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 7353d 05h /ethmac/trunk/rtl/verilog/eth_shiftreg.v
15 A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex).
Include files fixed to contain no path.
File names and module names changed ta have a eth_ prologue in the name.
File eth_timescale.v is used to define timescale
All pin names on the top module are changed to contain _I, _O or _OE at the end.
Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O
and Mdo_OE. The bidirectional signal must be created on the top level. This
is done due to the ASIC tools.
mohor 7426d 23h /ethmac/trunk/rtl/verilog/eth_shiftreg.v

powered by: WebSVN 2.1.0

© copyright 1999-2021, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.