Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [eth_txcounters.v] - Rev 353


Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
353 Inherit fixes for bit width of constants from ORPSoC olof 4679d 23h /ethmac/trunk/rtl/verilog/eth_txcounters.v
352 Removed delayed assignments from rtl code olof 4684d 04h /ethmac/trunk/rtl/verilog/eth_txcounters.v
346 Updated project location olof 4694d 21h /ethmac/trunk/rtl/verilog/eth_txcounters.v
338 root 5499d 00h /ethmac/trunk/rtl/verilog/eth_txcounters.v
335 New directory structure. root 5556d 05h /ethmac/trunk/rtl/verilog/eth_txcounters.v
328 Delayed CRC fixed. igorm 7033d 03h /ethmac/trunk/rtl/verilog/eth_txcounters.v
104 FCS should not be included in NibbleMinFl. mohor 8069d 00h /ethmac/trunk/rtl/verilog/eth_txcounters.v
37 Link in the header changed. mohor 8158d 04h /ethmac/trunk/rtl/verilog/eth_txcounters.v
22 eth_timescale.v changed to timescale.v This is done because of the
simulation of the few cores in a one joined project.
mohor 8254d 06h /ethmac/trunk/rtl/verilog/eth_txcounters.v
18 Few little NCSIM warnings fixed. mohor 8292d 01h /ethmac/trunk/rtl/verilog/eth_txcounters.v
15 A define FPGA added to select between Artisan RAM (for ASIC) and Block Ram (For Virtex).
Include files fixed to contain no path.
File names and module names changed ta have a eth_ prologue in the name.
File eth_timescale.v is used to define timescale
All pin names on the top module are changed to contain _I, _O or _OE at the end.
Bidirectional signal MDIO is changed to three signals (Mdc_O, Mdi_I, Mdo_O
and Mdo_OE. The bidirectional signal must be created on the top level. This
is done due to the ASIC tools.
mohor 8328d 00h /ethmac/trunk/rtl/verilog/eth_txcounters.v

powered by: WebSVN 2.1.0

© copyright 1999-2024, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.