URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [eth_wishbone.v] - Rev 358

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
358	Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version	olof	4740d 07h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
356	Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure	olof	4740d 09h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
355	Import Julius Baxter's verilator hints from ORPSoC	olof	4740d 10h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
354	Whitespace cleanup	olof	4740d 10h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
352	Removed delayed assignments from rtl code	olof	4746d 18h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
349	Make all parameters configurable from top level	olof	4756d 09h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
346	Updated project location	olof	4757d 10h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
338		root	5561d 13h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
335	New directory structure.	root	5618d 18h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
333	Some small fixes + some troubles fixed.	igorm	7067d 08h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
329	Defer indication fixed.	igorm	7095d 16h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
323	Accidently deleted line put back.	igorm	7392d 18h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
321	- Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the previous update of the core. - TxBDAddress is set to 0 after the TX is enabled in the MODER register. - RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER register. (thanks to Mathias and Torbjorn) - Multicast reception was fixed. Thanks to Ulrich Gries	igorm	7396d 13h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
304	WISHBONE slave changed and tested from only 32-bit accesss to byte access.	tadejm	7562d 10h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
302	mbist signals updated according to newest convention	markom	7588d 20h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
280	Reset has priority in some flipflops.	mohor	7848d 13h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
278	A new bug (entered with previous update) fixed. When abort occured sometimes data transmission was blocked.	mohor	7848d 14h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
272	When control packets were received, they were ignored in some cases.	tadejm	7856d 14h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
270	When receiving normal data frame and RxFlow control was switched on, RXB interrupt was not set.	mohor	7857d 16h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
269	When in full duplex, transmit was sometimes blocked. Fixed.	mohor	7858d 16h	/ethmac/trunk/rtl/verilog/eth_wishbone.v

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [eth_wishbone.v] - Rev 358

Filtering Options