URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [eth_wishbone.v] - Rev 358

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
358	Rename do to dato to avoid conflict with SystemVerilog (inherited from Julius Baxter's ORPSoC version	olof	5005d 20h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
356	Rename eth_defines.v to ethmac_defines.v to fit better into OpenCores project structure	olof	5005d 22h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
355	Import Julius Baxter's verilator hints from ORPSoC	olof	5005d 23h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
354	Whitespace cleanup	olof	5005d 23h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
352	Removed delayed assignments from rtl code	olof	5012d 06h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
349	Make all parameters configurable from top level	olof	5021d 21h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
346	Updated project location	olof	5022d 23h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
338		root	5827d 01h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
335	New directory structure.	root	5884d 07h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
333	Some small fixes + some troubles fixed.	igorm	7332d 21h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
329	Defer indication fixed.	igorm	7361d 05h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
323	Accidently deleted line put back.	igorm	7658d 06h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
321	- Bug connected to the TX_BD_NUM_Wr signal fixed (bug came in with the previous update of the core. - TxBDAddress is set to 0 after the TX is enabled in the MODER register. - RxBDAddress is set to r_TxBDNum<<1 after the RX is enabled in the MODER register. (thanks to Mathias and Torbjorn) - Multicast reception was fixed. Thanks to Ulrich Gries	igorm	7662d 01h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
304	WISHBONE slave changed and tested from only 32-bit accesss to byte access.	tadejm	7827d 22h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
302	mbist signals updated according to newest convention	markom	7854d 09h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
280	Reset has priority in some flipflops.	mohor	8114d 02h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
278	A new bug (entered with previous update) fixed. When abort occured sometimes data transmission was blocked.	mohor	8114d 03h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
272	When control packets were received, they were ignored in some cases.	tadejm	8122d 03h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
270	When receiving normal data frame and RxFlow control was switched on, RXB interrupt was not set.	mohor	8123d 05h	/ethmac/trunk/rtl/verilog/eth_wishbone.v
269	When in full duplex, transmit was sometimes blocked. Fixed.	mohor	8124d 05h	/ethmac/trunk/rtl/verilog/eth_wishbone.v

1 2 Next >

Show All

Browse

Tools

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [eth_wishbone.v] - Rev 358

Filtering Options