OpenCores
URL https://opencores.org/ocsvn/ethmac/ethmac/trunk

Subversion Repositories ethmac

[/] [ethmac/] [trunk/] [rtl/] [verilog/] [eth_wishbone.v] - Rev 77

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
77 Interrupts changed mohor 8147d 23h /ethmac/trunk/rtl/verilog/eth_wishbone.v
64 Status was not written correctly when frames were discarted because of
address mismatch.
mohor 8158d 22h /ethmac/trunk/rtl/verilog/eth_wishbone.v
61 RxStartFrm cleared when abort or retry comes. mohor 8159d 03h /ethmac/trunk/rtl/verilog/eth_wishbone.v
60 Changes that were lost when updating from 1.5 to 1.8 fixed. mohor 8159d 03h /ethmac/trunk/rtl/verilog/eth_wishbone.v
54 Addition of new module eth_addrcheck.v billditt 8159d 18h /ethmac/trunk/rtl/verilog/eth_wishbone.v
48 RxOverRun added to statuses. mohor 8161d 22h /ethmac/trunk/rtl/verilog/eth_wishbone.v
43 Tx status is written back to the BD. mohor 8163d 06h /ethmac/trunk/rtl/verilog/eth_wishbone.v
42 Rx status is written back to the BD. mohor 8165d 23h /ethmac/trunk/rtl/verilog/eth_wishbone.v
41 non-DMA host interface added. Select the right configutation in eth_defines. mohor 8168d 01h /ethmac/trunk/rtl/verilog/eth_wishbone.v
40 Both rx and tx part are finished. Tested with wb_clk_i between 10 and 200
MHz. Statuses, overrun, control frame transmission and reception still need
to be fixed.
mohor 8168d 22h /ethmac/trunk/rtl/verilog/eth_wishbone.v
39 Tx part finished. TxStatus needs to be fixed. Pause request needs to be
added.
mohor 8173d 02h /ethmac/trunk/rtl/verilog/eth_wishbone.v
38 Initial version. Equals to eth_wishbonedma.v at this moment. mohor 8182d 04h /ethmac/trunk/rtl/verilog/eth_wishbone.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.